[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/259794.259827acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
Article
Free access

Representation and symbolic manipulation of linearly inductive Boolean functions

Published: 07 November 1993 Publication History
First page of PDF

References

[1]
C.L. Berman. Ordered Binary Decision Diagrams and circuit structure. In Proc. IEEE Int. Conf. on Comp. Design, pages 392-395. IEEE Comp. Soc. Press, 1989.
[2]
S. Bose and A. L. Fisher. Automatic verification of synchronous circuits using symbolic simulation and temporal logic, in L. M. J. Claesen, editor, Proc. IFIP Int. Workshop on Applied Formal Methods for Correct VLSI Design, volume II, pages 151-158. North-Holland, 1990.
[3]
K. S. Brace, R. L. Rudell, and R. E. Bryant. Efficient implementation of a BDD package, in Proc. 27th ACM/IEEE Design Automation Conf., pages 40-45. IEEE Comp. Soc. Press, June 1990.
[4]
R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Comp., C-35(8):677-691, August 1986.
[5]
R. E. Bryant. Symbolic Boolean manipulation with Ordered Binary Decision Diagrams. Technical Report CMU-CS-92- 160, School of Comp. Sci., Carnegie Mellon Univ., July 1992. Also to be published in ACM Computing Surveys.
[6]
J. Burch, E. M. Clarke, K. McMillan, and D. L. Dill. Se- ~ential circuit verification using symbolic model checking. Proc. 27th ACM/IEEE Design Automation Conf., pages 46-51. IEEE Comp. Soc. Press, June 1990.
[7]
A. J. Camilleri, M. J. C. Gordon, and T. F. Melham. Hardware verification using higher-order logic. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs, pages 43-67. North-Holland, 1987.
[8]
O. Coudert, C. Berthet, and J. C. Madre. Verification of synchronous sequential machines using symbolic execution. In Proc. Int. Workshop on Automatic Ve-r(lication Methods for Finite State Systems, volume 407 of LNCS, pages 365-373. Springer-Verlag, 1990.
[9]
A. J. de Geus. High level design: A design vision for the 90's. In Proc. IEEE Int. Conf. on Comp. Design, page 8. IEEE Comp. Soc. Press, 1992.
[10]
A. Gupta and A. L. Fisher. Representation and manipulation of inductive Boolean functions. Technical Report CMU-CS- 92-129, School of Comp. Sci., Carnegie Mellon Univ., April 1992.
[11]
A. Gupta and A. L. Fisher. Parametric circuit representation using inductive Boolean functions. In Proceedings of the Conference on Computer-Aided Verification, June 1993.
[12]
W. A. Hunt, Jr. The mechanical verification of a microprocessor design. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs, pages 89-129. North-Holland, 1987.
[13]
R. P. Kurshan and K. L. McMillan. A structural induction theorem for processes. In Proc. 8th Ann. ACM Syrup. on Principles of Dist. Computing, pages 239-247. ACM Press, 1989.
[14]
R. Lisanke, editor. FSM Benchmark Suite. Microelectronics Center of North Carolina, Research Triangle Park, North Carolina, 1987.
[15]
K.L. McMillan. Symbolic Model Checking, An approach to the state explosion problem. PhD thesis, SchooIof Comp. Sci., Carnegie Mellon Univ., May 1992.
[16]
J.-K. Rho and E Somenzi. Inductive verification of iterative systems. In Proc. 29th ACM/IEEE Design Automation Conf., pages 628-633. IEEE Comp. Soc. Press, June 1992.
[17]
D. Verkest, P. Johannes, L. Claesen, and H. De Man. Correctness proofs of parameterized hardware modules in the Cathedral-II synthesis environment, in Proc. European Design Automation Conf. IEEE Comp. Soc. Press, 1990.
[18]
P. Wolper and V. Lovinfosse. Verifying properties of large sets of processes with network invariants. In Proc. Int. Workshop on Automatic Verification Methods for Finite State Systems. volume 407 of LNCS. pages 68-80. Springer-Verlag. 1990.

Cited By

View all
  • (2011)Functional term rewriting systems towards symbolic model-checkingInternational Journal of Critical Computer-Based Systems10.1504/IJCCBS.2011.0423342:3/4(378-408)Online publication date: 1-Sep-2011
  • (2005)Hierarchical decision diagrams to exploit model structureProceedings of the 25th IFIP WG 6.1 international conference on Formal Techniques for Networked and Distributed Systems10.1007/11562436_32(443-457)Online publication date: 2-Oct-2005

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '93: Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
November 1993
781 pages
ISBN:0818644907

Sponsors

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 07 November 1993

Check for updates

Qualifiers

  • Article

Conference

ICCAD '93
Sponsor:
ICCAD '93: International Conference on Computer Aided Design
November 7 - 11, 1993
California, Santa Clara, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)62
  • Downloads (Last 6 weeks)5
Reflects downloads up to 19 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2011)Functional term rewriting systems towards symbolic model-checkingInternational Journal of Critical Computer-Based Systems10.1504/IJCCBS.2011.0423342:3/4(378-408)Online publication date: 1-Sep-2011
  • (2005)Hierarchical decision diagrams to exploit model structureProceedings of the 25th IFIP WG 6.1 international conference on Formal Techniques for Networked and Distributed Systems10.1007/11562436_32(443-457)Online publication date: 2-Oct-2005

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media