Article

Free access

A system for compiling and debugging structured data processing controllers

Authors:

J. Buck,

R. VerbruggheAuthors Info & Claims

EURO-DAC '96/EURO-VHDL '96: Proceedings of the conference on European design automation

Pages 86 - 91

Published: 20 September 1996 Publication History

PDF eReader

References

[1]

G. Berry and G. Gonthier, "The ESTEREL synchronous programming language: design, semantics, implementation", in Science of Computer Programming, Nov. 1992, vol. 19 (no. 2): pp. 87-152.

Digital Library

Google Scholar

[2]

C. Berthet, O. Coudert, J. C. Madre, "New Ideas on Symbolic Manipulations of Finite State Machines", in Proc. of ICCD'90, Cambridge MA, USA, September 1990.

Google Scholar

[3]

J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems," in International Journal in Computer Simulation, vol. 4, no. 2, 1994, pp. 155-182.

Google Scholar

[4]

D. Harel, "Statecharts: A Visual Approach to Complex Systems," in Science of Computer Programming, Aug. 1987, vol. 8 (no. 3), pp. 231-275.

Digital Library

Google Scholar

[5]

A.R. Karlin, H.W. Trickey, and J.D. Ullman, "Experience with a regular expression compiler", in Proc. of ICCD'83, pp. 656-665, 1983

Google Scholar

[6]

A. Seawright and E Brewer, "Clairvoyant: A Synthesis System For Production-Based Specification," in IEEE Trans. on VLSI Systems, June 1994, pp. 172-85.

Digital Library

Google Scholar

[7]

A. Seawright, "Grammar-Based Specification and Synthesis for Synchronous Digital Hardware Design," Ph. D. Thesis, University of California at Santa Barbara, June 1994 (UMI order #9500298).

Digital Library

Google Scholar

[8]

E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, ER. Stephan, R.K. Brayton, and A. Sangiovanni-Vincentelli, "SIS: A system for sequential circuit synthesis", Electron. Res. Lab. Memo, No. UCB/ERL M92/41, May 1992

Google Scholar

[9]

H. Touati and G. Berry, "Optimized Controller Synthesis Using Esterel", in Proc. International Workshop on Logic Synthesis IWLS' 93, Lake Tahoe, 1993.

Google Scholar

Cited By

View all

Yang GChen XBalarin FHsieh HSangiovanni-Vincentelli AGielen G(2006)Communication and co-simulation infrastructure for heterogeneous system integrationProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131606(462-467)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131606
Hoover GBrewer FSherwood THong SWolf WFlautner KKim T(2006)Extensible control architecturesProceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems10.1145/1176760.1176800(323-333)Online publication date: 22-Oct-2006
https://dl.acm.org/doi/10.1145/1176760.1176800
Deb AJantsch AÖberg J(2004)System Design for DSP Applications Using the MASIC MethodologyProceedings of the conference on Design, automation and test in Europe - Volume 110.5555/968878.969085Online publication date: 16-Feb-2004
https://dl.acm.org/doi/10.5555/968878.969085
Show More Cited By

Index Terms

A system for compiling and debugging structured data processing controllers

Recommendations

Compiling for EDGE Architectures
CGO '06: Proceedings of the International Symposium on Code Generation and Optimization

Explicit Data Graph Execution (EDGE) architectures offer the possibility of high instruction-level parallelism with energy efficiency. In EDGE architectures, the compiler breaks a program into a sequence of structured blocks that the hardware executes ...
Compiling for Reduced Bit-Width Queue Processors

Embedded systems are characterized by the requirement of demanding small memory footprint code. A popular architectural modification to improve code density in RISC embedded processors is to use a reduced bit-width instruction set. This approach reduces ...
Compiling for the multiscalar architecture

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

EURO-DAC '96/EURO-VHDL '96: Proceedings of the conference on European design automation

September 1996

604 pages

ISBN:081867573X

Chairmen:
Graham Symonds
Viewlogic Systems Ltd., Bracknell, Berkshire, UK
,
Wolfgang Nebel
Carl-von-Ossietzky Univ., Oldenburg, Germany

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 20 September 1996

Check for updates

Qualifiers

Article

Conference

EuroDAC95

Sponsor:

SI-G
EDAC
SIGDA
IEEE-CS
IFIP

EuroDAC95: European Design Automation Conference

Geneva, Switzerland

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

16
Total Citations
View Citations
244
Total Downloads

Downloads (Last 12 months)33
Downloads (Last 6 weeks)8

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yang GChen XBalarin FHsieh HSangiovanni-Vincentelli AGielen G(2006)Communication and co-simulation infrastructure for heterogeneous system integrationProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131606(462-467)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131606
Hoover GBrewer FSherwood THong SWolf WFlautner KKim T(2006)Extensible control architecturesProceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems10.1145/1176760.1176800(323-333)Online publication date: 22-Oct-2006
https://dl.acm.org/doi/10.1145/1176760.1176800
Deb AJantsch AÖberg J(2004)System Design for DSP Applications Using the MASIC MethodologyProceedings of the conference on Design, automation and test in Europe - Volume 110.5555/968878.969085Online publication date: 16-Feb-2004
https://dl.acm.org/doi/10.5555/968878.969085
Deb AJantsch AÖberg JMalik SFix LKahng A(2004)System design for DSP applications in transaction level modeling paradigmProceedings of the 41st annual Design Automation Conference10.1145/996566.996698(466-471)Online publication date: 7-Jun-2004
https://dl.acm.org/doi/10.1145/996566.996698
O'nils MJantsch A(2001)Device Driver and DMA Controller Synthesis from HW /SW Communication Protocol SpecificationsDesign Automation for Embedded Systems10.1023/A:10112467317566:2(177-205)Online publication date: 1-Apr-2001
https://dl.acm.org/doi/10.1023/A%3A1011246731756
Buck JVaidyanathan RVahid FMadsen J(2000)Heterogeneous modeling and simulation of embedded systems in El GrecoProceedings of the eighth international workshop on Hardware/software codesign10.1145/334012.334042(142-146)Online publication date: 1-May-2000
https://dl.acm.org/doi/10.1145/334012.334042
Jantsch AKumar SHemani A(2000)A Metamodel for Studying Concepts in Electronic System DesignIEEE Design & Test10.1109/54.86789817:3(78-85)Online publication date: 1-Jul-2000
https://dl.acm.org/doi/10.1109/54.867898
Ykman-Couvreur CLambrecht JVerkest DCatthoor Fde Man H(1999)Exploration and Synthesis of Dynamic Data Sets in Telecom Network ApplicationsProceedings of the 12th international symposium on System synthesis10.5555/857198.857948Online publication date: 1-Nov-1999
https://dl.acm.org/doi/10.5555/857198.857948
Tabbara BFilippi ELavagno L(1999)Fast hardware-software co-simulation using VHDL modelsProceedings of the conference on Design, automation and test in Europe10.1145/307418.307511(64-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307511
Jantsch AKumar SHemani A(1999)The rugby modelProceedings of the conference on Design, automation and test in Europe10.1145/307418.307501(54-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307501
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Compiling for EDGE Architectures

Compiling for Reduced Bit-Width Queue Processors

Compiling for the multiscalar architecture