Design of NoC with Low Power Based on Power Gating
Abstract
Recommendations
Low power nanoscale buffer management for network on chip routers
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSINetwork-on-Chip (NoC) is an on-chip communication solution in the future system-on-a-chip (SoC) necessitating high performance operation with low power dissipation. We present a novel dynamic power management technique for low power NoC router buffers ...
Design of a Dual-Switching Mode NOC Router Microarchitecture
ICECE '10: Proceedings of the 2010 International Conference on Electrical and Control EngineeringThe Network-on-Chip originated from traditional computer network, and the NOC solution can improve the parallel processing and computing capacity of current chips. This paper presents a dual-switching mode NOC router which combines the circuit-switching ...
Decoupling Capacitance Design Strategies for Power Delivery Networks with Power Gating
Power gating is a widely used leakage power saving strategy in modern chip designs. However, power gating introduces unique power integrity issues and trade-offs between switching and rush current (wake-up) supply noises. At the same time, the amount of ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in