[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/2452574.2454215guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Design of NoC with Low Power Based on Power Gating

Published: 06 April 2012 Publication History

Abstract

Network on Chip (NoC) has been considered as a new paradigm in the next generation communication architecture due to its extensibility and high performance. However, increased power consumption has reduced the reliability of NoC and hindered its wide-deployment. In this paper, we propose a new design of NoC with low power based on Power Gating technique, which can switch routers on or off by monitoring each port of routers. We simulate and evaluate the router and NoC with proposed method and the results indicate that it is effective in reducing static power and improving reliability.

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings
ICEICE '12: Proceedings of the 2012 Second International Conference on Electric Information and Control Engineering - Volume 04
April 2012
786 pages
ISBN:9780769547039

Publisher

IEEE Computer Society

United States

Publication History

Published: 06 April 2012

Author Tags

  1. NoC
  2. lower power
  3. power gating
  4. router

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 0
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 11 Dec 2024

Other Metrics

Citations

View Options

View options

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media