Article

Free access

Minimum crosstalk switchbox routing

Authors:

Tong Gao,

C. L. LiuAuthors Info & Claims

ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

Pages 610 - 615

Published: 06 November 1994 Publication History

PDF eReader

Abstract

As technology advances, interconnection wires are placed in closer proximity. Consequently, reduction of crosstalks between interconnection wires becomes an important consideration in VLSI design. In this paper, we study the gridded switchbox routing problems with the objectives of satisfying crosstalk constraints and minimizing the total crosstalk in the nets. We propose a new approach to the problems which utilizes existing switchbox routing algorithms and improves upon the routing results by re-assigning the horizontal and vertical wire segments to rows and columns, respectively, in an interative fashion. This approach can also be applied to the channel routing problem with crosstalk constraints. A novel mixed ILP formulation and effective procedures for reducing the number of variables and constraints in the mixed ILP formulation are then presented. The experimental results are encouraging.

References

[1]

H. H. Chen and C. K. Wong. Wiring and Crosstalk Avoidance in Multi-Chip Module Design. In Proc. Custom Integrated Circuits Conference, pages 28.6.1-28.6.4, 1992.

Crossref

Google Scholar

[2]

W. M. Dai, R. Kong, J. Jue, and M. Sato. Rubber Band Routing and Dynamic Data Representation. In Proc. International Conference on Computer- Aided Design, pages 52-55, 1990.

Crossref

Google Scholar

[3]

T. Gao and C. L. Liu. Minimum Crosstalk Channel Routing. In Proc. International Conference on Computer-Aided Design, pages 692-696, 1993.

Digital Library

Google Scholar

Cited By

View all

Gao TSaxena PHu JKoh C(2012)On pioneering nanometer-era routing problemsProceedings of the 2012 ACM international symposium on International Symposium on Physical Design10.1145/2160916.2160931(65-68)Online publication date: 25-Mar-2012
https://dl.acm.org/doi/10.1145/2160916.2160931
Chen LMarek-Sadowska M(2003)Closed-Form Crosstalk Noise Delay MetricsAnalog Integrated Circuits and Signal Processing10.1023/A:102412653187235:2-3(143-156)Online publication date: 1-May-2003
https://dl.acm.org/doi/10.1023/A%3A1024126531872
Ma JHe LErnst R(2001)Formulae and applications of interconnect estimation considering shield insertion and net orderingProceedings of the 2001 IEEE/ACM international conference on Computer-aided design10.5555/603095.603162(327-332)Online publication date: 4-Nov-2001
https://dl.acm.org/doi/10.5555/603095.603162
Show More Cited By

Index Terms

Minimum crosstalk switchbox routing
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
      1. Placement
      2. Wire routing
2. Theory of computation
  1. Design and analysis of algorithms
    1. Approximation algorithms analysis
      1. Routing and network design problems

Recommendations

Minimum crosstalk channel routing

As technology advances, interconnection wires are placed in closer proximity and circuits operate at higher frequencies. Consequently, reduction of crosstalk between interconnection wires becomes an important consideration in VLSI design. In this paper, ...
Crosstalk- and performance-driven multilevel full-chip routing

In this paper, we propose a novel framework for fast multilevel routing considering crosstalk and performance optimization. To handle the crosstalk minimization problem, we incorporate an intermediate stage of layer/track assignment into the multilevel ...
Post global routing RLC crosstalk budgeting
ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Existing layout optimization methods often assume a set of interconnects with given RLC crosstalk bounds in a routing region. RLC crosstalk bound partitioning is critical for effectively applying these methods at the full-chip level. In this paper, we ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICCAD '94: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design

November 1994

771 pages

ISBN:0897916905

Chairmen:
Jochen A. G. Jess
Eindhoven Univ. of Technology, Eindhoven, The Netherlands
,
Richard Rudell
Synopsys, Inc., Mountain View, CA

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 06 November 1994

Check for updates

Qualifiers

Article

Conference

ICCAD '94

Sponsor:

SIGDA
IEEE-CS

ICCAD '94: International Conference on Computer Aided Design

November 6 - 10, 1994

California, San Jose, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
273
Total Downloads

Downloads (Last 12 months)16
Downloads (Last 6 weeks)2

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gao TSaxena PHu JKoh C(2012)On pioneering nanometer-era routing problemsProceedings of the 2012 ACM international symposium on International Symposium on Physical Design10.1145/2160916.2160931(65-68)Online publication date: 25-Mar-2012
https://dl.acm.org/doi/10.1145/2160916.2160931
Chen LMarek-Sadowska M(2003)Closed-Form Crosstalk Noise Delay MetricsAnalog Integrated Circuits and Signal Processing10.1023/A:102412653187235:2-3(143-156)Online publication date: 1-May-2003
https://dl.acm.org/doi/10.1023/A%3A1024126531872
Ma JHe LErnst R(2001)Formulae and applications of interconnect estimation considering shield insertion and net orderingProceedings of the 2001 IEEE/ACM international conference on Computer-aided design10.5555/603095.603162(327-332)Online publication date: 4-Nov-2001
https://dl.acm.org/doi/10.5555/603095.603162
(2000)Crosstalk-Constrained Performance Optimization by Using Wire Sizing and PerturbationProceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors10.5555/557517.846850Online publication date: 17-Sep-2000
https://dl.acm.org/doi/10.5555/557517.846850
Kim KNarayanan UKang SDe Micheli G(2000)Domino logic synthesis minimizing crosstalkProceedings of the 37th Annual Design Automation Conference10.1145/337292.337419(280-285)Online publication date: 1-Jun-2000
https://dl.acm.org/doi/10.1145/337292.337419
Kay RRutenbar RWiesel MHill D(2000)Wire packingProceedings of the 2000 international symposium on Physical design10.1145/332357.332375(61-68)Online publication date: 1-May-2000
https://dl.acm.org/doi/10.1145/332357.332375
He LLepak KWiesel MHill D(2000)Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimizationProceedings of the 2000 international symposium on Physical design10.1145/332357.332374(55-60)Online publication date: 1-May-2000
https://dl.acm.org/doi/10.1145/332357.332374
Morton PDai WWong D(1999)An efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routingProceedings of the 1999 international symposium on Physical design10.1145/299996.300011(22-28)Online publication date: 12-Apr-1999
https://dl.acm.org/doi/10.1145/299996.300011
Tseng HScheffer LSechen CChawla BBryant RRabaey J(1998)Timing and crosstalk driven area routingProceedings of the 35th annual Design Automation Conference10.1145/277044.277148(378-381)Online publication date: 1-May-1998
https://dl.acm.org/doi/10.1145/277044.277148
Zhou HWong DChawla BBryant RRabaey J(1998)Global routing with crosstalk constraintsProceedings of the 35th annual Design Automation Conference10.1145/277044.277147(374-377)Online publication date: 1-May-1998
https://dl.acm.org/doi/10.1145/277044.277147
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Minimum crosstalk channel routing

Crosstalk- and performance-driven multilevel full-chip routing

Post global routing RLC crosstalk budgeting