[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/1899721.1899735acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

iRetILP: an efficient incremental algorithm for min-period retiming under general delay model

Published: 18 January 2010 Publication History

Abstract

Retiming is one of the most powerful sequential transformations that relocates flip-flops in a circuit without changing its functionality. The min-period retiming problem seeks a solution with the minimal clock period. Since most min-period retiming algorithms assume a simple constant delay model that does not take into account many prominent electrical effects in ultra deep sub micron vlsi designs, a general delay model was proposed to improve the accuracy of the retiming optimization. Due to the complexity of the general delay model, the formulation of min-period retiming under such model is based on integer linear programming (ILP). However, because the previous ILP formulation was derived on a dense path graph, it incurred huge storage and running time overhead for the ILP solvers and the application was limited to small circuits. In this paper, we present the iRetILP algorithm to solve the min-period retiming problem efficiently under the general delay model by formulating and solving the ILP problems incrementally. Experimental results show that iRetILP is on average 100x faster than the previous algorithm for small circuits and is highly scalable to large circuits in term of memory consumption and running time.

References

[1]
C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5--35, 1991.
[2]
G. Even, I. Y. Spillinger, and L. Stok. Retiming Revisited and Reversed. IEEE Transactions on Computer-Aided Design of Integrated Circuits, 15(3):348--357, March 1996.
[3]
N. Shenoy and R. Rudell. Efficient implementation of retiming. In ICCAD, pages 226--233, 1994.
[4]
M. C. Papaefthymiou. Asymptotically efficient retiming under setup and hold constraints. In ICCAD, 1998.
[5]
H. Zhou. Deriving a new efficient algorithm for min-period retiming. In Asia and South Pacific Design Automation Conference, Shanghai, China, January 2005.
[6]
C. Lin and H. Zhou. An efficient retiming algorithm under setup and hold constraints. In DAC, San Francisco, CA, 2006.
[7]
T. Soyata, E. Friedman, and J. Mulligan. Incorporating interconnect, register, and clock distribution delays into the retiming process. IEEE TCAD, 16:105--120, January 1997.
[8]
K. N. Lalgudi and M. C. Papaefthymiou. Retiming edge-triggered circuits under general delay models. IEEE TCAD, 16(12):1393--1408, December 1997.
[9]
C. Chu, E. F. Y. Young, D. K. Y. Tong, and S. Dechu. Retiming with interconnect and gate delay. In ICCAD, pages 221--226, 2003.
[10]
A. Devgan and C. Kashyap. Block-based static timing analysis with uncertainty. In ICCAD, pages 607--614, San Jose, CA, November 2003.
[11]
C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, D. K. Beece, J. Piaget, N. Venkateswaran, and J. G. Hemmett. Firstorder incremental block-based statistical timing analysis. In IEEE TCAD, 2006. Accepted for publication.
[12]
T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. MIT Press, 2nd edition, 2001.
[13]
M. C. Papaethymiou. Asymptotically efficient retiming under setup and hold constraints. In ICCAD, 1998.
[14]
N. Maheshwari and S. S. Sapatnekar. Efficient retiming of large circuits. IEEE TVLSI, 6(1):74--83, March 1998.
[15]
ILOG, Inc. ILOG CPLEX. http://www.ilog.com/products/cplex.
[16]
A. Hurst, A. Mishchenko, and R. Brayton. Scalable min-register retiming under timing and initializability constraints. In DAC, pages 534--539, 2008.

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation Conference
January 2010
920 pages
ISBN:9781605588377

Sponsors

Publisher

IEEE Press

Publication History

Published: 18 January 2010

Check for updates

Qualifiers

  • Research-article

Conference

ASPDAC '10
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 50
    Total Downloads
  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)0
Reflects downloads up to 17 Dec 2024

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media