Article

Analysis of dynamic voltage scaling for system level energy management

Authors:

Gaurav Dhiman,

Kishore Kumar Pusukuri,

Tajana RosingAuthors Info & Claims

HotPower'08: Proceedings of the 2008 conference on Power aware computing and systems

Page 9

Published: 07 December 2008 Publication History

Publisher Site

Abstract

In this paper we show that in modern computing systems, DVFS gives much more limited energy savings with relatively high performance overhead as compared to running workloads at high speed and then transitioning into low power state. The primary reasons for this are recent advancements in platform and CPU architectures such as sophisticated memory subsystem design, and more efficient low power state support. We justify our analysis with measurements on a state of the art system using benchmarks ranging from very CPU intensive to memory intensive workloads.

References

[1]

http://www.intel.com/support/processors/xeon/sb/cs 012641.htm.

Google Scholar

[2]

M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced cpu energy," in OSDI, 1994, p. 2.

Crossref

Google Scholar

[3]

A. Varma, B. Ganesh, M. Sen, S. R. Choudhury, L. Srinivasan, and J. Bruce, "A control-theoretic approach to dynamic voltage scheduling," in CASES, 2003, pp. 255- 266.

Crossref

Google Scholar

[4]

G. Quan and X. Hu, "Minimum energy fixed-priority scheduling for variable voltage processor," in DATE '02, 2002, p. 782.

Crossref

Google Scholar

[5]

Y. Zhu and F. Mueller, "Feedback edf scheduling of realtime tasks exploiting dynamic voltage scaling," Real-Time Syst., vol. 31, no. 1-3, pp. 33-63, 2005.

Crossref

Google Scholar

[6]

D. Shin, J. Kim, and S. Lee, "Low-energy intra-task voltage scheduling using static timing analysis," in DAC '01, 2001, pp. 438-443.

Crossref

Google Scholar

[7]

A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau, "Profile-based dynamic voltage scheduling using program checkpoints," in DATE '02, 2002, p. 168.

Crossref

Google Scholar

[8]

C. Isci, G. Contreras, and M. Martonosi, "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," in MICRO, 2006, pp. 359-370.

Crossref

Google Scholar

[9]

G. Dhiman and T. S. Rosing, "Dynamic voltage frequency scaling for multi-tasking systems using online learning," in ISLPED, 2007, pp. 207-212.

Crossref

Google Scholar

[10]

S. Bird, A. Phansalkar, L. K. John, A.Mericas, and R. Indukuru, "Characterization of performance of spec cpu benchmarks on intel's core microarchitecture based processor," SPEC Benchmark Workshop, 2007.

Google Scholar

[11]

http://www.intel.com/technology/architecturesilicon/ intel64/45nm core2 whitepaper.pdf

Google Scholar

Cited By

View all

Tomusk EDubach CO'boyle M(2016)Selecting Heterogeneous Cores for DiversityACM Transactions on Architecture and Code Optimization10.1145/301416513:4(1-25)Online publication date: 16-Dec-2016
https://dl.acm.org/doi/10.1145/3014165
Sengupta DMishra VSapatnekar S(2016)Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architectureProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2905016(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2905016
Min AWang RTsai JErgin MTai TFeo JFaraboschi PVilla O(2012)Improving energy efficiency for mobile platforms by exploiting low-power sleep statesProceedings of the 9th conference on Computing Frontiers10.1145/2212908.2212928(133-142)Online publication date: 15-May-2012
https://dl.acm.org/doi/10.1145/2212908.2212928
Show More Cited By

Analysis of dynamic voltage scaling for system level energy management

Recommendations

Analysis of energy reduction on dynamic voltage scaling-enabled systems

Dynamic voltage scaling (DVS) is a technique that varies the supply voltage and clock frequency, based on the computation load, to provide the desired performance with the minimal amount of energy consumption. It has been demonstrated as one of the most ...
The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum V_dd. However, there is no fundamental reason why ...
What is the limit of energy saving by dynamic voltage scaling?
ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

Dynamic voltage scaling (DVS) is a technique that varies the supply voltage and clock frequency based on the computation load to provide desired performance with the minimal amount of energy consumption. It has been demonstrated as one of the most ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

HotPower'08: Proceedings of the 2008 conference on Power aware computing and systems

December 2008

17 pages

Publisher

USENIX Association

United States

Publication History

Published: 07 December 2008

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Tomusk EDubach CO'boyle M(2016)Selecting Heterogeneous Cores for DiversityACM Transactions on Architecture and Code Optimization10.1145/301416513:4(1-25)Online publication date: 16-Dec-2016
https://dl.acm.org/doi/10.1145/3014165
Sengupta DMishra VSapatnekar S(2016)Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architectureProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2905016(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2905016
Min AWang RTsai JErgin MTai TFeo JFaraboschi PVilla O(2012)Improving energy efficiency for mobile platforms by exploiting low-power sleep statesProceedings of the 9th conference on Computing Frontiers10.1145/2212908.2212928(133-142)Online publication date: 15-May-2012
https://dl.acm.org/doi/10.1145/2212908.2212928
Dhiman GMarchetti GRosing T(2010)vGreenACM Transactions on Design Automation of Electronic Systems10.1145/1870109.187011516:1(1-27)Online publication date: 1-Nov-2010
https://dl.acm.org/doi/10.1145/1870109.1870115
Dhiman GKontorinis VTullsen DRosing TSaxe EChew JOklobdzija VPangle BChang NShanbhag NKim C(2010)Dynamic workload characterization for power efficient scheduling on CMP systemsProceedings of the 16th ACM/IEEE international symposium on Low power electronics and design10.1145/1840845.1840941(437-442)Online publication date: 18-Aug-2010
https://dl.acm.org/doi/10.1145/1840845.1840941

Abstract

References

Cited By

Recommendations

Analysis of energy reduction on dynamic voltage scaling-enabled systems

The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

What is the limit of energy saving by dynamic voltage scaling?

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations