Article

Multi-level placement with circuit schema based clustering in analog IC layouts

Authors:

Yoji KajitaniAuthors Info & Claims

ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference

Pages 406 - 411

Published: 27 January 2004 Publication History

Get Access

Abstract

This paper aims at developing an automated device-level placement for analog circuit design which achieves comparable quality to manual designs by experts. It extracts a set of clusters from a circuit schema as experts do. We provide a multi-level placement based on the Sequence-Pair by relaxing the shape of clusters from rectangles and allowing boundaries of clusters to be 'jagged'. The quality of placement is evaluated by a multi-objective according to an expert's guideline. We adopt a multi-step simulated annealing to balance a trade-off between the objectives. In experiments, we tested the placement for industrial examples. Our tool attained placements better than those by manual on the average by 10.8% and 6.8% with respect to area and net-length, respectively. It also achieved 1/730 layout time compared with the time by manual.

References

[1]

J. Rijmenants, J. B. Litsios, T. R. Schwarz, and M. Degrauwe, "ILAC: An Automated Layout Tool for Analog CMOS Circuits", IEEE J. of Solid-State Circuits, Vol. SC-24, No. 2, pp. 417--pp. 425, 1989.

Crossref

Google Scholar

[2]

J. Cohn, D. Garrod, R. Rutenbar, and L. Carley, "Analog Device-Level Automation", Kluwer Academic Publishers, 1994.

Digital Library

Google Scholar

[3]

H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-Packing-Based Module Placement", International Conference on Computer Aided Design (ICCAD) 1995, pp. 472--479, 1995.

Digital Library

Google Scholar

[4]

H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair", IEEE Trans. Computer-Aided Design, Vol. 15, No. 12, pp. 1518--1524, 1996.

Digital Library

Google Scholar

[5]

S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module Placement on BSG-Structure and IC Layout Applications", ICCAD 1996, pp. 484-pp. 491, 1996.

Digital Library

Google Scholar

[6]

E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli, "Automation of IC Layout with Analog Constraints", IEEE Trans. on Computer-Aided Design, Vol. 15, No. 8, pp. 923--942, 1996.

Digital Library

Google Scholar

[7]

F. Balasa and K. Lampaert, "Module Placement for Analog Layout Using the Sequence-Pair Representation", Design Automation Conference (DAC) 1999, pp. 274--279, 1999.

Digital Library

Google Scholar

[8]

K. Lampaert, G. Gielen, and W. Sabsen "Analog Layout Generation for Performance and Manufacturability", Kluwer Academic Publishers, 1999.

Google Scholar

[9]

X. Tang, D. F. Wong, "FAST-SP: A Fast Algorithm for Block Placement based on Sequence-Pair", Asia and South Pacific Design Automation Conference (ASPDAC) 2001, pp. 521--526, 2001.

Digital Library

Google Scholar

[10]

X. Zhu, S. Nakatake, Y. Kajitani, and N. Ono "Floor-planning Consistent with Partial-Clustering on The Sequence-Pair", International Conference on Computer, Circuits and Systems (ICCCAS) 2002, pp. 1386--1390, 2002.

Google Scholar

[11]

F. Balasa, C. S. Maruvada, and K. Krishnamoorthy, "Using Red-Black Interval Trees in Device-Level Analog Placement with Symmetry Constraints", ASPDAC 2003, pp. 777--782, 2003.

Digital Library

Google Scholar

[12]

Seiko Instruments Inc. http://www.sii.co.jp

Google Scholar

Cited By

View all

Lu YChang YChang Y(2018)WB-treesProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196137(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196137
Wu IOu HChang Y(2016)QB-treesProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898074(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898074
Nakatake SKoh CSze C(2013)Practicality on placement given by optimality of packingProceedings of the 2013 ACM International symposium on Physical Design10.1145/2451916.2451931(59-60)Online publication date: 24-Mar-2013
https://dl.acm.org/doi/10.1145/2451916.2451931
Show More Cited By

Recommendations

A robust detailed placement for mixed-size IC designs
ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

The rapid increase in IC design complexity and wide-spread use of intellectual-property (IP) blocks have made the so-called mixed-size placement a very important topic in recent years. Although several algorithms have been proposed for mixed-sized ...
Constraint-driven large-scale circuit placement algorithms
TSV-aware analytical placement for 3D IC designs
DAC '11: Proceedings of the 48th Design Automation Conference

Through-silicon vias (TSVs) are required for transmitting signals among different dies for the three-dimensional integrated circuit (3D IC) technology. The significant silicon areas occupied by TSVs bring critical challenges for 3D IC placement. Unlike ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference

January 2004

957 pages

ISBN:0780381750

General Chair:
Masaharu Imai
Osaka University

Publisher

IEEE Press

Publication History

Published: 27 January 2004

Check for updates

Qualifiers

Article

Conference

ASPDAC04

Sponsor:

IPSJ
SIGDA
IEICE

ASPDAC04: Asia and South Pacific Design Automation Conference 2004

January 27 - 30, 2004

Yokohama, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
171
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Lu YChang YChang Y(2018)WB-treesProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196137(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196137
Wu IOu HChang Y(2016)QB-treesProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898074(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898074
Nakatake SKoh CSze C(2013)Practicality on placement given by optimality of packingProceedings of the 2013 ACM International symposium on Physical Design10.1145/2451916.2451931(59-60)Online publication date: 24-Mar-2013
https://dl.acm.org/doi/10.1145/2451916.2451931
Tsao HChou PHuang SChang YLin MChen DLiu DPhillips JHu AGraeb H(2011)A corner stitching compliant B*-tree representation and its applications to analog placementProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132444(507-511)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132444
Nakatake SKawakita MIto TKojima MKojima MIzumi KHabasaki TLin Y(2010)Regularity-oriented analog placement with diffusion sharing and well island generationProceedings of the 2010 Asia and South Pacific Design Automation Conference10.5555/1899721.1899787(305-311)Online publication date: 18-Jan-2010
https://dl.acm.org/doi/10.5555/1899721.1899787
Dong QNakatake SKyung CChoi KHa S(2008)Constraint-free analog placement with topological symmetry structureProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356852(186-191)Online publication date: 21-Jan-2008
https://dl.acm.org/doi/10.5555/1356802.1356852
Lin PLin SFix L(2008)Analog placement based on hierarchical module clusteringProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391484(50-55)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391484

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

A robust detailed placement for mixed-size IC designs

Constraint-driven large-scale circuit placement algorithms

TSV-aware analytical placement for 3D IC designs