Article

Free access

Compaction of two-level microprograms for a multiprocessor computer

Authors:

Takanobu Baba,

Mitsuru Ikeda,

Katsuhiro Yamazaki,

Kenzo OkudaAuthors Info & Claims

MICRO 17: Proceedings of the 17th annual workshop on Microprogramming

Pages 95 - 104

https://doi.org/10.1145/800016.808219

Published: 01 December 1984 Publication History

PDF eReader

Abstract

An optimizing loader has been designed and developed for two-level microprograms of a multiprocessor computer. In the computer, a microinstruction activates nanoprograms in multiprocessors, specifying nanoprogram start address and the processors to be activated. This scheme allows the loader to utilize the same nanoprogram among several microinstructions, which activate it, and compact the nanoaddress space by nanocode movement. The experimental results show that (i) the nanoprogram sizes are reduced from 17.3 to 31.0 % and (ii) the effect of the reduction is proportional to the number of microinstructions.

References

[1]

Baba. T., Hashimoto, N., Yamazaki, K., and Okuda. K.: "Microprogramming Support System for a Two-Level Microprogrammed Computer MUNAP," Trans. IECE Japan, (Oct. 1982), pp. 1256-1272.

Google Scholar

[2]

Baba. T., Ishikawa, K., and Okuda, K.: "A Two-Level Microprogrammed Multiprocessor Computer with Nonnumeric Functions," IEEE Trans. Comput., (Dec. 1982), pp. 1142-1156.

Digital Library

Google Scholar

[3]

Baba. T., Yamazaki, K., Hashimoto, N., Kanai. H., Okuda, K. and Hashimoto, K.: "Experimentation with a Two-Level Microprogrammed Multiprocessor Computer," Proc. MICRO-16, (Oct. 1983), pp. 47-54.

Google Scholar

[4]

Frieder, G., and Miller. J.: "An Analysis of Code Density for the Two-Level Programmable Control of the Nanodata QM-1," Proc. MICRO-10, (1977). pp. 26-32.

Digital Library

Google Scholar

[5]

Kartashev. S.P., and Kartashev S.I., Editor: "Special Issue of Supersystems for the 80's." Computer (Nov. 1980).

Google Scholar

[6]

Rideout, D.J.: "Considerations for Local Compaction of Nanocode for the Nanodata QM-1," Proc. MICRO- 14, (1981), pp. 205-214.

Digital Library

Google Scholar

[7]

Sano, T., Baba, T., Yamazaki, K., Suzuki, S., and Okuda, K.: Software Testing through Tagged Architecture," (tentative title in English), 28-th Annu. Conf. of Infor. Proc. Soci. of Japan, (March 1984), pp. 623-624.

Google Scholar

[8]

Stritter, S.: "Microprogrammed Implementation of a Single Chip Microprocessor." Proc. MICRO-11, (1978), pp. 8-16.

Digital Library

Google Scholar

[9]

Yamazaki, K., et al.: "Development of a System Description Language for a Two-Level Microprogrammed Computer MUNAP." Trans. IECE Japan, (Jan. 1984), pp. 149-156.

Google Scholar

Index Terms

Compaction of two-level microprograms for a multiprocessor computer
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Multiple instruction, multiple data
2. Hardware
  1. Electronic design automation
    1. Logic synthesis
      1. Circuit optimization

Recommendations

Compaction of two-level microprograms for a multiprocessor computer
MICRO 17: Proceedings of the Seventeenth Annual Microprogramming Workshop

An optimizing loader has been designed and developed for two-level microprograms of a multiprocessor computer. In the computer, a microinstruction activates nanoprograms in multiprocessors, specifying nanoprogram start address and the processors to be ...
A Two-Level Microprogrammed Multiprocessor Computer with Nonnumeric Functions

A two-level microprogrammed multiprocessor system, MUNAP, along with its support software has been developed as a research vehicle for solving nonnumeric and associated problems. The MUNAP system provides highly parallel and distributed functions for ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

MICRO 17: Proceedings of the 17th annual workshop on Microprogramming

December 1984

325 pages

Chairmen:
M. Carter,
R. A. Mueller

ACM SIGMICRO Newsletter Volume 15, Issue 4
MICRO 17: Proceedings of the Seventeenth Annual Microprogramming Workshop
Dec. 1984
302 pages
ISSN:1050-916X
DOI:10.1145/384281
Editors:
J. Linn,
B. Shriver,
R. Winner
Issue’s Table of Contents

Publisher

IEEE Press

Publication History

Published: 01 December 1984

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
183
Total Downloads

Downloads (Last 12 months)73
Downloads (Last 6 weeks)25

Reflects downloads up to 28 Jan 2025

Other Metrics

View Author Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Index Terms

Recommendations