Mishchenko A, Brayton R, Jiang R, Villa T and Yevtushenko N. Efficient Solution of Language Equations Using Partitioned Representations. Proceedings of the conference on Design, Automation and Test in Europe - Volume 1. (418-423).
Brayton R. Compatible observability don't cares revisited. Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design. (618-623).
Kukimoto Y and Brayton R. Exact required time analysis via false path detection. Proceedings of the 34th annual Design Automation Conference. (220-225).
Pomeranz I and Reddy S. On the use of reset to increase the testability of interconnected finite-state machines. Proceedings of the 1997 European conference on Design and Test.
Lin C, Marek-Sadowska M, Chen K and Lee M. Sequential Permissible Functions and their Application to Circuit Optimization. Proceedings of the 1996 European conference on Design and Test.
Pomeranz I and Reddy S. On Test Generation for Interconnected Finite-State Machines - The Output Sequence Justification Problem. Proceedings of the 1996 European conference on Design and Test.
Wang H and Brayton R. Multi-level logic optimization of FSM networks. Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design. (728-735).
Brand D, Bergamaschi R and Stok L. Be careful with don't cares. Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design. (83-86).
Lin B, de Jong G and Kolks T. Modeling and optimization of hierarchical synchronous circuits. Proceedings of the 1995 European conference on Design and Test.