• de Oliveira D, Strum M and Chau W. Miriã_SI. Proceedings of the 18th annual symposium on Integrated circuits and system design. (56-61).

    https://doi.org/10.1145/1081081.1081101

  • Esparza J. (2004). A Polynomial-Time Algorithm for Checking Consistency of Free-Choice Signal Transition Graphs. Fundamenta Informaticae. 62:2. (197-220). Online publication date: 1-Apr-2004.

    /doi/10.5555/2370636.2370639

  • Carmona J and Cortadella J. ILP Models for the Synthesis of Asynchronous Control Circuits. Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design.

    /doi/10.5555/996070.1009982

  • Carmona J, Cortadella J and Pastor E. (2002). A structural encoding technique for the synthesis of asynchronous circuits. Fundamenta Informaticae. 50:2. (135-154). Online publication date: 1-Apr-2002.

    /doi/10.5555/2371069.2371072

  • Carmona J, Cortadella J and Pastor E. (2002). A structural encoding technique for the synthesis of asynchronous circuits. Fundamenta Informaticae. 50:2. (135-154). Online publication date: 28-Feb-2002.

    /doi/10.5555/634859.634861

  • Carmona J, Cortadella J and Pastor E. Synthesis of Reactive Systems. Concurrency and Hardware Design, Advances in Petri Nets. (108-151).

    /doi/10.5555/647452.760354

  • Jacobson H, Myers C and Gopalakrishnan G. Achieving fast and exact hazard-free logic minimization of extended burst-mode gC finite state machines. Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design. (303-311).

    /doi/10.5555/602902.602970

  • Cortadella J, Kishinevsky M, Kondratyev A, Lavagno L and Yakovlev A. Hardware and Petri nets. Proceedings of the 21st international conference on Application and theory of petri nets. (1-15).

    /doi/10.5555/1754589.1754591

  • Jung S and Myers C. Direct synthesis of timed asynchronous circuits. Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design. (332-338).

    /doi/10.5555/339492.340035