Cited By
View all- Baker H(1994)Thermodynamics and garbage collectionACM SIGPLAN Notices10.1145/181761.18177029:4(58-63)Online publication date: 1-Apr-1994
The memory usage of a LISP system: the Belady life-time function
Author: 
Olle OlssonAuthors Info & Claims
Abstract
In this paper we will describe the memory management of a LISP interpreter, implemented in FORTRAN. The memory is used to store both LISP programs and LISP data structures. The dynamic use of this memory was examined during the execution of a large LISP program. The usage of this memory seen as a paged memory was analysed in terms of the Belady Life-Time Function. The results of this analysis is presented.
References
[1]
Abu-Sufah, W., Lee, R., Malkawi, M. & Yew, P-C.: "Empirical Results on the Behavior of Numerical Programs in Virtual Memory Systems" (Technical Report UIUCDCS-R-81--1076, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL, 1981)
[2]
Appel, K. & Olsson, O.: "Simulated Virtual Storage in a Fortran Implementation of LISP" (Proc. ECODU 34, 1982, pp 1.74--1.79)
[3]
Belady, L. A. & Kuehner, C. J.: "Dynamic Space-Sharing in Computer Systems" (Communications of the ACM, vol 12, 1969, pp 282--288)
[4]
Nordstrom, M.: "LISPF3 User's Guide" (Technical Report DLU 78/4, Datalogilaboratoriet, Uppsala University, 1978)
[5]
Ryder, B. G.: "The PFORT Verifier" (Software - Practice and Experience, vol 4, 1974, pp 359--377)
[6]
Spirn, J. R.: "Program Behavior: Models and Measurements" (Elsevier, New York: 1977)
[7]
Teitelman, W.: "INTERLISP Reference Manual" (Xerox PARC, Palo Alto, CA, 1978)
- The memory usage of a LISP system: the Belady life-time function
Recommendations
Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent SystemsReplacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10: Proceedings of the 37th annual international symposium on Computer architecturePhase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 1983 Author.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 December 1983
Published in SIGPLAN Volume 18, Issue 12
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 231Total Downloads
- Downloads (Last 12 months)56
- Downloads (Last 6 weeks)9
Reflects downloads up to 03 Jan 2025
Other Metrics
Citations
Cited By
View all- Baker H(1994)Thermodynamics and garbage collectionACM SIGPLAN Notices10.1145/181761.18177029:4(58-63)Online publication date: 1-Apr-1994
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in