More Web Proxy on the site http://driver.im/

Article

Free access

An emulator network for SIMD machine interconnection networks

Authors:

S. Diane Smith,

H. J. SiegelAuthors Info & Claims

ISCA '79: Proceedings of the 6th annual symposium on Computer architecture

Pages 232 - 241

https://doi.org/10.1145/800090.802913

Published: 23 April 1979 Publication History

Abstract

The emulator network, a single stage interconnection network, can be used to simulate a wide variety of single stage and multistage SIMD interconnection networks. These include the STARAN, the omega, the data manipulator, and the Illiac networks. A hardware design for the emulator network is presented. It is shown how the emulator network can be used to test different network control schemes. Its performance in a partitioned machine environment is discussed. It is well suited for use in SIMD system prototypes being built to study the effectiveness of various design parameters.

References

[1]

Batcher, K. E., "The flip network in STARAN," 1976 Int'l. Conf. Parallel Processing, Aug. 1976, pp. 65-71.

[2]

Bauer, L. H., "Implementation of data manipulating functions on the STARAN associative array processor," 1974 Sagamore Comp. Conf. Parallel Processing, Aug. 1974, pp. 209-227.

Digital Library

[3]

Benes, V. E., Mathematical Theory of Connecting Networks and Telephone Traffic, New York: Academic, 1965.

[4]

Bouknight, W. J., et al., "The Illiac IV system," Proc. IEEE, vol. 60, Apr. 1972, pp. 369-388.

[5]

Couranz, G. R., M. S. Gerhardt, and C. J. Young, "Programmable RADAR signal processing using the RAP," 1974 Sagamore Comp. Conf. Parallel Processing, Aug. 1974, pp. 37-52.

Digital Library

[6]

Feng, T., "Data manipulating functions in parallel processors and their implementations," IEEE Trans. Comp., vol. C-23, no. 3, Mar. 1974, pp. 309-318.

[7]

Feierbach, G., and Stevenson, D., "A feasibility study of programmable switching networks for data routing," Phoenix Project, memo # 003, Institute for Advanced Computation, Sunnyvale, CA., May 1977.

[8]

Flynn, M. J., "Very high-speed computing systems," Proc. IEEE, vol. 54, no. 12, Dec. 1966, pp. 1901-1909.

[9]

Goke, G. R., and Lipovski, G. J., "Banyon networks for partitioning multiprocessor systems," 1st Symp. Comp. Arch., Dec. 1973, pp. 21-28.

Digital Library

[10]

Higbie, L. C., "The Omen computer associative array processor," Compcon 72, IEEE Comp. Society Conf., Sep. 1972, pp. 287-290.

[11]

Lang, T., "Interconnections between processors and memory modules using the shuffle-exchange network," IEEE Trans. Comp., vol. c-26, no. 5, May 1976, pp. 496-503.

Digital Library

[12]

Lang, T., and Stone, H. S., "A shuffle- exchange network with simplified control," IEEE Trans. Comp., vol. c-25, no. 1, Jan. 1976, pp. 55-65.

Digital Library

[13]

Lawrie, D. H., "Access and alignment of data in an array processor," IEEE Trans. Comp., vol. c-24, no. 12, Dec. 1975, pp. 1145-1155.

Digital Library

[14]

Pease, M. C., "The indirect binary n-cube microprocessor array," IEEE Trans. Comp., vol. c-26, no. 5, May 1977, pp. 458-473.

Digital Library

[15]

Siegel, H. J., "Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks," 1975 Sagamore Comp. Conf. Parallel Processing, Aug. 1975, pp. 106-109.

[16]

Siegel, H. J., "Single instruction stream - multiple data stream machine interconnection network design," 1976 Int'l. Conf. Parallel Processing, Aug. 1976, pp. 273-282.

[17]

Siegel, H. J., "Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks," IEEE Trans. Comp., vol. c-26, no. 2, Feb. 1977, pp. 153-161.

Digital Library

[18]

Siegel, H. J., "The universality of various types of SIMD machine interconnection networks," 4th Symp. Comp. Arch., Mar. 1977, pp. 70-79.

Digital Library

[19]

Siegel, H. J., "Masking schemes for determining the active/inactive status of single instruction stream-multiple data stream machine processors," Purdue University EE School, TR-EE 77-25, May 1977.

[20]

Siegel, H. J., "Preliminary design of a versatile parallel image processing system," 3rd Biennial Conf. on Computing in Indiana, Apr. 1978, pp. 11-25.

[21]

Siegel, H. J., "Partitionable SIMD computer system interconnection network universality," 16th Annual Allerton Conf. on Communication, Control, and Computing, Oct. 1978, pp. 586-595.

[22]

Siegel, H. J., Mueller, P. T., Jr., and Smalley, H. E., Jr., "Control of a partitionable multimicroprocessor system," 1978 Int'l Conf. Parallel Processing, Aug. 1978, pp. 9-17.

[23]

Siegel, H. J., and Smith, S. D., "Study of multistage SIMD interconnection networks," 5th Symp. Comp. Arch., Apr. 1978, pp. 223-229.

Digital Library

[24]

Smith, S. D., and Siegel, H. J., "Recirculating, pipelined, and multistage SIMD interconnection networks," 1978 Int'l. Conf. Parallel Processing, Aug. 1978, pp. 206-214.

[25]

Stone, H. S., "Parallel processing and the perfect shuffle," IEEE Trans. Comp., vol. c-20, no. 2, Feb. 1971, pp. 153-161.

Digital Library

Cited By

Baklouti MAydi YMarquet PDekeyser JAbid M(2010)Scalable mpNoC for massively parallel systems - Design and implementation on FPGAJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2010.04.00156:7(278-292)Online publication date: 1-Jul-2010
https://dl.acm.org/doi/10.1016/j.sysarc.2010.04.001
Raghavan PMunaga SRamos ELambrechts AJayapala MCatthoor FVerkest D(2007)A customized cross-bar for data-shuffling in domain-specific simd processorsProceedings of the 20th international conference on Architecture of computing systems10.5555/1763274.1763279(57-68)Online publication date: 12-Mar-2007
https://dl.acm.org/doi/10.5555/1763274.1763279
Raghavan PSethubalasubramanian NMunaga SRamos EJayapala MWeiss OCatthoor FVerkest D(2007)Semi Custom Design: A Case Study on SIMD ShufflersIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-540-74442-9_42(433-442)Online publication date: 2007
https://doi.org/10.1007/978-3-540-74442-9_42
Show More Cited By

Index Terms

An emulator network for SIMD machine interconnection networks
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Interconnection architectures
      2. Single instruction, multiple data
2. Networks
  1. Network architectures

Recommendations

Study of multistage SIMD interconnection networks
ISCA '78: Proceedings of the 5th annual symposium on Computer architecture

Four SIMD multistage networks - Feng's data manipulator, STARAN flip network, omega network, and indirect binary n-cube—are analyzed. Three parameters - topology, interchange box, and control structure—are defined. It is shown that the latter three ...
The Performance of Multistage Interconnection Networks for Multiprocessors

This paper studies the performance of unbuffered and buffered, packet-switching, multistage interconnection networks. We begin by reviewing the definition of banyan networks and introducing some generalizations of them. We then present an asymptotic ...
A Uniform Representation of Single-and Multistage Interconnection Networks Used in SIMD Machines

A switching theoretic framework for the study of interconnection networks is developed. An equivalence relationship between networks is defined. Single-stage and multistage networks that are particularly useful for single-instruction multiple-data ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '79: Proceedings of the 6th annual symposium on Computer architecture

April 1979

246 pages

ISBN:9781450373975

DOI:10.1145/800090

Copyright © 1979 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

ACM: Association for Computing Machinery
IEEE: Institute of Electrical and Electronics Engineers

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1979

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
401
Total Downloads

Downloads (Last 12 months)45
Downloads (Last 6 weeks)10

Reflects downloads up to 04 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Baklouti MAydi YMarquet PDekeyser JAbid M(2010)Scalable mpNoC for massively parallel systems - Design and implementation on FPGAJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2010.04.00156:7(278-292)Online publication date: 1-Jul-2010
https://dl.acm.org/doi/10.1016/j.sysarc.2010.04.001
Raghavan PMunaga SRamos ELambrechts AJayapala MCatthoor FVerkest D(2007)A customized cross-bar for data-shuffling in domain-specific simd processorsProceedings of the 20th international conference on Architecture of computing systems10.5555/1763274.1763279(57-68)Online publication date: 12-Mar-2007
https://dl.acm.org/doi/10.5555/1763274.1763279
Raghavan PSethubalasubramanian NMunaga SRamos EJayapala MWeiss OCatthoor FVerkest D(2007)Semi Custom Design: A Case Study on SIMD ShufflersIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-540-74442-9_42(433-442)Online publication date: 2007
https://doi.org/10.1007/978-3-540-74442-9_42
Raghavan PMunaga SRamos ELambrechts AJayapala MCatthoor FVerkest D(2007)A Customized Cross-Bar for Data-Shuffling in Domain-Specific SIMD ProcessorsArchitecture of Computing Systems - ARCS 200710.1007/978-3-540-71270-1_5(57-68)Online publication date: 2007
https://doi.org/10.1007/978-3-540-71270-1_5
Zedan H(1990)Key references in distributed computer systems 1959–1989Distributed Computer Systems10.1016/B978-0-408-02938-4.50016-4(193-295)Online publication date: 1990
https://doi.org/10.1016/B978-0-408-02938-4.50016-4
Siegel HMcMillen R(1981)Using the Augmented Data Manipulator Network in PASMComputer10.1109/C-M.1981.22033014:2(25-33)Online publication date: 1-Feb-1981
https://dl.acm.org/doi/10.1109/C-M.1981.220330
McMillen RSiegel HLenfant JBorgerson BAtkins DIrani KKinniment DAiso H(1980)MIMD machine communication using the augmented data manipulator networkProceedings of the 7th annual symposium on Computer Architecture10.1145/800053.801909(51-60)Online publication date: 6-May-1980
https://dl.acm.org/doi/10.1145/800053.801909
Siegel H(1980)The Theory Underlying the Partitioning of Permutation NetworksIEEE Transactions on Computers10.1109/TC.1980.167567829:9(791-801)Online publication date: 1-Sep-1980
https://dl.acm.org/doi/10.1109/TC.1980.1675678
Siegel H(1979)A Model of SIMD Machines and a Comparison of Various Interconnection NetworksIEEE Transactions on Computers10.1109/TC.1979.167528028:12(907-917)Online publication date: 1-Dec-1979
https://dl.acm.org/doi/10.1109/TC.1979.1675280
Siegel H(1979)Interconnection Networks for SIMD MachinesComputer10.1109/MC.1979.165878012:6(57-65)Online publication date: 1-Jun-1979
https://dl.acm.org/doi/10.1109/MC.1979.1658780

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten