A methodology for parallel processing design tradeoffs
Pages 51 - 56
Abstract
A methodology is developed for determining how much parallelism is optimal if a given job stream is to be executed without multiprogramming. Qualitative design tradeoffs are inferred from the cost-performance effect of parallelism on different hardware subsystems. Measures of software parallelism are analytically related to measures of hardware performance. It is shown that an increase in hardware parallelism may be desirable even though it causes an increase in job processing cost and/or a decrease in hardware efficiency.
References
[1]
Barnes, G., et.al., "The ILLIAC IV Computer," IEEE Trans. Comput., Vol. C-17, pp. 746-757, Aug. 68.
[2]
Bell, G., Newell, A., Computer Structures: Readings and Examples, McGraw-Hill, 1971
[3]
Chen, T., "Parallelism, Pipelining and Computer Efficiency," Computer Design, pp. 69-74, Jan. 1971.
[4]
Chen, T., "Unconventional Superspeed Computer Systems," Proc. SJCC 72, Vol. 38, pp. 365-371
[5]
Chen, T., "Distributed Intelligence for User-oriented Computing," Proc. FJCC 72, Vol. 41, pp. 1049-1056.
[6]
Foster, C., "A View of Computer Architecture," Com. ACM, Vol. 15, pp. 557-565, July 1972.
[7]
Kuck, D., "Supercomputers for Ordinary Users," Proc. FJCC 72, Vol. 41, Part I, pp. 213-220.
[8]
Lehman, M., "A Survey of Problems and Preliminary Results Concerning Parallel Processing and Parallel Processors," Proc. IEEE, Vol. 54, pp. 1889-1901, Dec. 66.
[9]
Mallach, E., "Job-Mix Modeling and System Analysis of an Aerospace Multiprocessor," IEEE Trans. Comput., Vol. C-21, pp. 446-454, May 72.
[10]
Rothenberg, D., "An Efficiency Model and A Performance Function for an Information Retrieval System," Information Storage Retrieval, Vol. 5, pp. 109-122, Oct. 69.
[11]
Rudolph, J., "A Production Implementation of an Associative Array Processor - STARAN," Proc. FJCC 72, Vol. 41, Part I, pp. 229-241.
[12]
Schultz, G., Holt, R., McFarland, H., "A Guide to Using LSI Microprocessors," Computer, June 73, pp. 13-19.
Index Terms
- A methodology for parallel processing design tradeoffs
Recommendations
A methodology for parallel processing design tradeoffs
ISCA '73: Proceedings of the 1st annual symposium on Computer architectureA methodology is developed for determining how much parallelism is optimal if a given job stream is to be executed without multiprogramming. Qualitative design tradeoffs are inferred from the cost-performance effect of parallelism on different hardware ...
Outline of the Ultra Fine Grained Parallel Processing by FPGA
HPCASIA '04: Proceedings of the High Performance Computing and Grid in Asia Pacific Region, Seventh International ConferenceThis paper addresses a scheme to extract parallelism form a C-level program and implement parallel calculation units on a FPGA by adding parallel directives for C-level design tool. FPGA (Field Programmable Gate Array) is a a chip that can be programmed ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
December 1973169 pages
Copyright © 1973 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 09 December 1973
Published in SIGARCH Volume 2, Issue 4
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 401Total Downloads
- Downloads (Last 12 months)72
- Downloads (Last 6 weeks)9
Reflects downloads up to 14 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in