[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
article
Free access

Price/performance comparison of C.mmp and the PDP-10

Published: 17 January 1976 Publication History

Abstract

The analysis in this paper shows a multiprocessor like C.mmp to have a factor of three to four cost/performance advantage over uniprocessor systems such as the PDP-10 when implementations using similar technologies are considered. This comparison is shown to be very sensitive to memory prices and considerable attention is given to normalizing memory costs between C.mmp and the PDP-10.
An important part of this analysis is a comparison of the PDP-10 architecture with the PDP-11 architecture (i.e. the architecture of the processors of C.mmp). When the limited address space of the PDP-11 is not a problem, we see that to a close approximation it takes the same number of PDP-11 instructions (average length 25 bits) as PDP-10 instructions (length 36 bits) to represent a program.
While the comparison in this paper explicitly considers multiprocessor degradation factors such as memory interference, it does not address the problem of writing software systems capable of taking full advantage of the multiprocessor structures. The comparisons in this paper are primarily ofcused on comparing the hardware structures of uniprocessors and multiprocessors. Work is now in progress at CMU that is attempting to evaluate the effectiveness of both individual multiprocessor structures application programs and multiprogrammed systems operating on C.mmp.

References

[1]
Amdahl, G., Lecture in course on cache memories and computer architecture (EE 392C), Stanford Universi-Winter quarter, 1970.
[2]
Baskett, F. and A. J. Smith, "Interference in Multiprocessor Computer Systems with Interleaved Memory." To appear in Comm. ACM (1975).
[3]
Baskett, F., Figure 1.1 is a revision of an unpublished graph developed by Forest Baskett (1975).
[4]
Bell, C. G. and A. Newell, Computer Structures: Readings and Examples, McGraw-Hill, New York, 1971.
[5]
Bell, C. G. et al., C.mmp: The CMU Multiminiprocessor Computer: Requirements and Overview of the Initial Design, Department of Computer Science Technical Report, Carnegie-Mellon University, Pittsburgh, Pa. (1971).
[6]
Bhandarkar, D. P. and S. H. Fuller, A Survey of Techniques for Analyzing Memory Interference in MultiProcessor Systems, Carnegie-Mellon University Technical Report, Pittsburgh, Pa. (April, 1973).
[7]
Computer Review, GML Corporation, Lexington, Mass., 1974.
[8]
(DEC, 1975), PDP-11/05/10/35/40 Processor Handbook, Digital Equipment Corporation, Maynard, Mass. (1973).
[9]
(DEC, 1975), LSI-11 Microcomputer, Digital Equipment Corporation, Maynard, Mass. (1975).
[10]
Intel 3002 Control Processing Element; Shottky Bipolar LSI Microcomputer Set, Intel Corporation, 1974.
[11]
McLaughlin, R. A., "A Survey of 1974 dp Budgets," Datamation, February 1974, 52-56.
[12]
Newell, A., P. Freeman, D. McCracken, G. Robertson, "The Kernel Approach to Building Software Systems," CMU 1970-71 Computer Science Research Review.
[13]
Newell,A., and G. Robertson, Some Issues in Programming Multi-Mini-Processors, Department of Computer Science Technical Report, Carnegie-Mellon University, Pittsburgh, Pa., January 1975.
[14]
O'Loughlin,J. F., "Microprogramming a Fixed Architecture Machine," Infotech State of the Art Report 23, Infotech Limited, Maidenhead, England, 1975.
[15]
Stone, H. S. (ed.), Introduction to Computer Architecture, SRA, Chicago, Illinois, 1975.
[16]
Strecker, W. D., Analysis of the Instruction Execution Rate in Certain Computer Structures, Ph.D. Dissertation, Carnegie-Mellon University, Pittsburgh, Pa., 1970.
[17]
Wulf, W. A. and C. G. Bell, "C.mmp—A Multi-Mini-Processor," AFIPS Conference Proc., Vol. 41, Part II, FJCC 1972, 765-777.
[18]
Wulf et al., "The Hydra Operating System," submitted to the Fifth ACM SIGOPS Symposium on Operating System Principles (November 1975).

Cited By

View all

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News
ACM SIGARCH Computer Architecture News  Volume 4, Issue 4
January 1976
210 pages
ISSN:0163-5964
DOI:10.1145/633617
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 January 1976
Published in SIGARCH Volume 4, Issue 4

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)137
  • Downloads (Last 6 weeks)16
Reflects downloads up to 14 Jan 2025

Other Metrics

Citations

Cited By

View all

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media