Article

A resonant clock generator for single-phase adiabatic systems

Authors:

Conrad H. Ziesler,

Suhwan Kim,

Marios PapaefthymiouAuthors Info & Claims

ISLPED '01: Proceedings of the 2001 international symposium on Low power electronics and design

Pages 159 - 164

https://doi.org/10.1145/383082.383124

Published: 06 August 2001 Publication History

Get Access

References

[1]

A. G. Dickinson and J. S. Denker, "Adiabatic dynamic logic," IEEE Journal of Solid-State Circuits, vol. 30, no. 3, pp. 311-315, Mar. 1995.

Crossref

Google Scholar

[2]

W. C. Athas, L. J. Svensson, J. G. Koller, N. Tzartzanis, and Y. Chou, "Low-power digital systems based on adiabatic-switching principles," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 398-406, Dec. 1994.

Digital Library

Google Scholar

[3]

D. Mateo and A. Rubio, "Design and implementation of a 5*5 trits multiplier in a quasi-adiabatic ternary CMOS logic," IEEE Journal of Solid-State Circuits, vol. SC-33, no. 7, pp. 1111-1116, July 1998.

Crossref

Google Scholar

[4]

C. Lo and P. C. H. Chan, "An adiabatic differential logic for low-power digital systems," IEEE Transactions on Circuits and Systems- II:Analog and Digital Signal Processing, vol. 46, no. 9, pp. 1245-1250, Sept. 1999.

Google Scholar

[5]

W. C. Athas, N. Tzartzanis, L. Svensson, L. Peterson, H. Li, X. Jiang, P. Wang, and W-C. Liu, "AC-1: A clock-powered microprocessor," in Proceedings of International Symposium on Low-Power Electronics and Design, 1997, pp. 18-20.

Digital Library

Google Scholar

[6]

W. C. Athas, L. J. Svensson, and N. Tzartzanis, "A resonant signal driver for two-phase, almost-non-overlapping clocks," in Proceedings of the 1996 International Symposium on Circuits and Systems, 1996, pp. 12-15.

Google Scholar

[7]

D. Maksimovic and V. G. Oklobdzija, "Integrated power clock generators for low energy logic," in Proceedings of IEEE Power Electronics Specialists Conference, June 1995, pp. 61-67.

Crossref

Google Scholar

[8]

M. Steyaert and J. Craninckx, "1.1GHz oscillator using bondwire inductance," Electronics Letters, 1994.

Crossref

Google Scholar

[9]

S. G. Younis and T. F. Knight, "Non-dissipative rail drivers for adiabatic circuits," in Proceedings of 16th Conference on Advanced Research in VLSI, Mar. 1995, pp. 404-414.

Digital Library

Google Scholar

[10]

S. Kim and M. C. Papaefthymiou, "True single-phase energy-recovering logic for low-power, high-speed VLSI," in Proceedings of International Symposium on Low-Power Electronics and Design, Aug. 1998, pp. 167-172.

Digital Library

Google Scholar

[11]

S. Kim and M. C. Papaefthymiou, "Single-phase source-coupled adiabatic logic," in Proceedings of International Symposium on Low-Power Electronics and Design, Aug. 1999, pp. 97-99.

Digital Library

Google Scholar

[12]

S. Kim, C. H. Ziesler, and M. C. Papaefthymiou, "Design, verification, and test of a true single-phase 8-bit adiabatic multiplier," in Proceedings of 19th Conference on Advanced Research in VLSI, Mar. 2001.

Digital Library

Google Scholar

[13]

S. Kim, True Single-Phase Adiabatic Circuitry for High-Performance, Low-Energy VLSI, Ph.D. thesis, The University of Michigan, 2001.

Digital Library

Google Scholar

[14]

D. Maksimovic, "A mos gate drive with resonant transitions," in Proceedings of IEEE Power Electronics Specialists Conference, 1991, pp. 527-532.

Google Scholar

[15]

N. O. Sokal and A. D. Sokal, "Class E-A new class of high-efficiency tuned single-ended switching power amplifiers," IEEE Journal of Solid-State Circuits, vol. SC-10, no. 3, pp. 168-176, June 1975.

Crossref

Google Scholar

[16]

D. Maksimovic, V. G. Oklobdzija, B. Nikolic, and K. W. Current, "Clocked CMOS adiabatic logic with integrated single-phase power-clock supply," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 4, pp. 460-463, Aug. 2000.

Digital Library

Google Scholar

[17]

P. Horowitz and W. Hill, The Art of Electronics, Cambridge University Press, 1980.

Digital Library

Google Scholar

Cited By

View all

Filippini LTaskin B(2019)The Adiabatically Driven StrongARM ComparatorIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2019.289659766:12(1957-1961)Online publication date: Dec-2019
https://doi.org/10.1109/TCSII.2019.2896597
Chou CLai YChang YWang CCheng LHuang SChang S(2017)Ping-Pong MeshIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.256520236:1(146-155)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1109/TCAD.2016.2565202
Guthaus M(2016)Clock Design and SynthesisElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-13(261-282)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19714-13
Show More Cited By

Index Terms

A resonant clock generator for single-phase adiabatic systems
1. Hardware

Recommendations

A true single-phase 8-bit adiabatic multiplier
DAC '01: Proceedings of the 38th annual Design Automation Conference

This paper presents the design and evaluation of an 8-bit adiabatic multiplier. Both the multiplier core and its built-in self-test logic have been designed using a true single-phase adiabatic logic family. Energy is supplied to the adiabatic circuitry ...
A 225 MHz resonant clocked ASIC chip
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design

We have recently designed, fabricated, and successfully tested an experimental chip that validates a novel method for reducing clock dissipation through energy recovery. Our approach includes a single-phase sinusoidal clock signal, an L-C resonant ...
Clocked CMOS adiabatic logic with integrated single-phase power-clock supply

The design and experimental evaluation of a clocked adiabatic logic (GAL) is described in this paper. CAL is a dual-rail logic that operates from a single-phase AC power-clock supply. This new low-energy logic makes it possible to integrate all power ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISLPED '01: Proceedings of the 2001 international symposium on Low power electronics and design

August 2001

393 pages

ISBN:1581133715

DOI:10.1145/383082

Chairmen:
Enrico Macii
Politecnico di Torino, Turin, Italy
,
Vivek De
Intel Corporation, Hillsboro, OR
,
Mary Jane Irwin
Penn State Univ., University Park

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 August 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ISLPED01

Sponsor:

SIGDA

ISLPED01: International Symposium on Low Power Electronics and Design

California, Huntington Beach, USA

Acceptance Rates

ISLPED '01 Paper Acceptance Rate 73 of 194 submissions, 38%;

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
455
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)0

Reflects downloads up to 16 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Filippini LTaskin B(2019)The Adiabatically Driven StrongARM ComparatorIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2019.289659766:12(1957-1961)Online publication date: Dec-2019
https://doi.org/10.1109/TCSII.2019.2896597
Chou CLai YChang YWang CCheng LHuang SChang S(2017)Ping-Pong MeshIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.256520236:1(146-155)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1109/TCAD.2016.2565202
Guthaus M(2016)Clock Design and SynthesisElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-13(261-282)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19714-13
LaCara BLin PGuthaus M(2015)Multi-frequency resonant clocks2015 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2015.7168905(1402-1405)Online publication date: May-2015
https://doi.org/10.1109/ISCAS.2015.7168905
Guthaus MTaskin BHu A(2012)High-performance, low-power resonant clockingProceedings of the International Conference on Computer-Aided Design10.1145/2429384.2429545(742-745)Online publication date: 5-Nov-2012
https://dl.acm.org/doi/10.1145/2429384.2429545
Hu XCondley WGuthaus MGroeneveld PSciuto DHassoun S(2012)Library-aware resonant clock synthesis (LARCS)Proceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228389(145-150)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228389
Skinner HHu XGuthaus M(2012)Harmonic resonant clocking2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)10.1109/VLSI-SoC.2012.7332077(59-64)Online publication date: Oct-2012
https://doi.org/10.1109/VLSI-SoC.2012.7332077
Skinner HHu XGuthaus M(2012)Harmonic resonant clocking2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)10.1109/VLSI-SoC.2012.6379006(59-64)Online publication date: Oct-2012
https://doi.org/10.1109/VLSI-SoC.2012.6379006
Hu XGuthaus M(2012)Distributed LC Resonant Clock Grid SynthesisIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2012.219067159:11(2749-2760)Online publication date: Nov-2012
https://doi.org/10.1109/TCSI.2012.2190671
Condley WHu XGuthaus MPhillips JHu AGraeb H(2011)A methodology for local resonant clock synthesis using LC-assisted local clock buffersProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132443(503-506)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132443
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A true single-phase 8-bit adiabatic multiplier

A 225 MHz resonant clocked ASIC chip

Clocked CMOS adiabatic logic with integrated single-phase power-clock supply