FOBOS 3: An Open-Source Platform for Side-Channel Analysis and Benchmarking
Pages 5 - 14
Abstract
The lightweight cryptography (LWC) standardization process by the National Institute of Standards and Technology (NIST) of the US is the latest example of competitions that require benchmarking and side-channel leakage evaluation of hardware implementations of a multitude of candidate algorithms. A common hardware application programming interface (API) streamlines the development of a test harness. However, no existing platform is directly compatible with the LWC algorithms' hardware interface. Hence, a significant effort is needed to evaluate and benchmark a large number of candidates.
This paper presents an open-source, multi-user platform for side-channel analysis and benchmarking we call FOBOS 3. It contains its own measurement board (FOBOS Shield) and target board (FBD-A7 with Xilinx Artix-7-A12 FPGA) and enables side-channel leakage evaluation as well as measurement of power and energy consumption. Case studies are included to highlight both features.
References
[1]
Abubakr Abdulgadir, William Diehl, and Jens-Peter Kaps. 2019. An Open-Source Platform for Evaluation of Hardware Implementations of Lightweight Authenticated Ciphers. In 2019 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2019, Cancun, Mexico. https://doi.org/10.1109/ReConFig48160.2019.8994788
[2]
Abubakr Abdulgadir, Jens-Peter Kaps, and Ahmad Salman. 2022. Enhancing Information Security Courses With Remotely Accessible Side-Channel Analysis Setup. In Proceedings of the 2022 on Great Lakes Symposium on VLSI. ACM, Irvine, CA. https://doi.org/10.1145/3526241.3530347
[3]
George Mason University Cryptographic Engineering Research Group. 2022. Assignments, Commitments, and Reports of the LWC Side-Channel Security Evaluation Labs Targeting Hardware Implementations. https://cryptography.gmu.edu/athena/LWC/Lab_Implementation_Matching_HW.html.
[4]
Christophe De Cannière and Bart Preneel. 2008. Trivium. Springer Berlin Heidelberg, Berlin, Heidelberg, 244--266. https://doi.org/10.1007/978--3--540--68351--3_18
[5]
Gilbert Goodwill, Benjamin Jun, Josh Jaffe, and Pankaj Rohatgi. 2011. A Testing Methodology for Side-Channel Resistance Validation. In NIST Non-invasive Attack Testing Workshop. Nara, Japan.
[6]
Hendra Guntur, Jun Ishii, and Akashi Satoh. 2014. Side-Channel AttacK User Reference Architecture Board SAKURA-G. In 2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE ). IEEE, Tokyo, Japan, 271--274.
[7]
Ekawat Homsirikamol, William Diehl, Ahmed Ferozpuri, Farnoud Farahmand, Panasayya Yalla, Jens-Peter Kaps, and Kris Gaj. 2016. CAESAR Hardware API. Cryptology ePrint Archive, Report 2016/626. https://eprint.iacr.org/2016/626.
[8]
Kengo Iokibe, Tomonubo Kan, and Yoshitaka Toyota. 2020. A Study on Evaluation Board Requirements for Assessing Vulnerability of Cryptographic Modules to Side-Channel Attacks. In International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI). Reno, NV, USA.
[9]
Jens-Peter Kaps, William Diehl, Michael Tempelmeier, Ekawat Homsirikamol, and Kris Gaj. 2022. Hardware API for Lightweight Cryptography v1.1 (with support for SCA-protected implementations). https://cryptography.gmu.edu/athena/LWC/LWC_HW_API_v1_1.pdf.
[10]
Toshihiro Katashita, Akashi Satoh, Katsuya Kikuchi, Hiroshi Nakagawa, and Masahiro Aoyagi. 2010. Evaluation of DPA charactersitics of SASEBO for board level simulations. In First International Workshop on constructive side channel analysis an secure design. COSADE.
[11]
David Knichel, Amir Moradi, Nicolai Müller, and Pascal Sasdrich. 2022. Automated Generation of Masked Hardware. IACR Transactions on Cryptographic Hardware and Embedded Systems, Vol. 2022, 1 (2022), 589--629. https://doi.org/10.46586/tches.v2022.i1.589--629
[12]
Paul Kocher, Joshua Jaffe, Benjamin Jun, and Pankaj Rohatgi. 2011. Introduction to Differential Power Analysis. Journal of Cryptographic Engineering, Vol. 1, 1 (April 2011), 5--27. https://doi.org/10.1007/s13389-011-0006-y
[13]
Dimitrios Meidanis, Konstantinos Georgopoulos, and Ioannis Papaefstathiou. 2011. FPGA Power Consumption Measurements and Estimations Under Different Implementation Parameters. In 2011 International Conference on Field-Programmable Technology. https://doi.org/10.1109/FPT.2011.6132694
[14]
NewAE. 2014. OpenADC Product Datasheet. http://newae.com/files/openadc-datasheet.pdf.
[15]
Colin O'Flynn. 2017. A Framework for Embedded Hardware Security Analysis. Ph.D. Dissertation. Dalhousie University, Halifax, Nova Scotia.
[16]
Juan P. Oliver, Julio Pérez Acle, and Eduardo Boemo. 2014. Power Estimations vs. Power Measurements in Spartan-6 Devices. In 2014 IX Southern Conference on Programmable Logic (SPL). https://doi.org/10.1109/SPL.2014.7002214
[17]
Juan P. Oliver and Eduardo Boemo. 2011. Power Estimations vs. Power Measurements in Cyclone III Devices. In 2011 VII Southern Conference on Programmable Logic (SPL). IEEE, Cordoba, Argentina. https://doi.org/10.1109/SPL.2011.5782630
[18]
Robert Primas. 2020. NIST LWC Hardware Reference Implementation of Ascon v1.2. https://github.com/ascon/ascon-hardware
[19]
Rambus. 2019. DPA Workstation Analysis Platform - Rambus. https://www.rambus.com/security/dpa-countermeasures/dpa-workstation-platform/.
[20]
Riscure. 2019. Side Channel Analysis Security Tools. https://www.riscure.com/security-tools/inspector-sca/.
[21]
Ruhr-University Bochum. [n.d.]. Chair for Security Engineering GitHub. https://github.com/Chair-for-Security-Engineering/LWC-Masking.
[22]
Tobias Schneider and Amir Moradi. 2015. Leakage Assessment Methodology - a Clear Roadmap for Side-Channel Evaluations. Cryptology ePrint Archive 2015/207.
[23]
T. Steinbauer, R. Nagpal, R. Primas, and S. Mangard. 2022. TVLA On Selected NIST LWC Finalists. Technical Report.
[24]
The Xoodyak Team. 2021. Unprotected Hardware Xoodyak Implantation. https://github.com/KeccakTeam/Xoodoo.
[25]
Rajesh Velegalati and Jens-Peter Kaps. 2012. Introducing FOBOS: Flexible Open-source BOard for Side-channel analysis. Work in Progress (WiP), Third International Workshop on Constructive Side-Channel Analysis and Secure Design, COSADE 2012.
[26]
C. Zhao, H. Zhao, W. Yang, W. Zhu, and L. Liu. 2022. Leakage Assessment Report for Xoodyak R3 First Order. Technical Report. io
Index Terms
- FOBOS 3: An Open-Source Platform for Side-Channel Analysis and Benchmarking
Recommendations
Protecting integrated circuits against side-channel and fault attacks with dynamic encoding
AbstractWith the Internet of Things, an increasing amount of sensitive data have to be communicated and hence encrypted. Low-cost hardware attacks such as fault analysis or side-channel analysis threaten the implementation of cryptographic ...
Highlights- Lightweight joint countermeasure against side-channel and fault analysis.
- Power ...
Lightweight Champions of the World: Side-Channel Resistant Open Hardware for Finalists in the NIST Lightweight Cryptography Standardization Process
Cryptographic competitions played a significant role in stimulating the development and release of open hardware for cryptography. The primary reason was the focus of standardization organizations and other contest organizers on transparency and fairness ...
Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II: facilitating black-box analysis using software reverse-engineering
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysIn order to protect FPGA designs against IP theft and related issues such as product cloning, all major FPGA manufacturers offer a mechanism to encrypt the bitstream used to configure the FPGA. From a mathematical point of view, the employed encryption ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
November 2023
138 pages
ISBN:9798400702624
DOI:10.1145/3605769
- General Chairs:
- Chip Hong Chang,
- Ulrich Ruhrmair,
- Program Chairs:
- Lejla Batina,
- Domenic Forte
Copyright © 2023 Owner/Author.
This work is licensed under a Creative Commons Attribution International 4.0 License.
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 26 November 2023
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
- US Department of Commerce (NIST)
Conference
CCS '23
Sponsor:
CCS '23: ACM SIGSAC Conference on Computer and Communications Security
November 30, 2023
Copenhagen, Denmark
Acceptance Rates
Overall Acceptance Rate 6 of 20 submissions, 30%
Upcoming Conference
CCS '25
- Sponsor:
- sigsac
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 426Total Downloads
- Downloads (Last 12 months)344
- Downloads (Last 6 weeks)23
Reflects downloads up to 03 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in