Delay-optimal wiring plan for the microprocessor of high performance computing machines
Pages 265 - 270
References
[1]
H.Terai, K.Gemma, Y.Nagao, Y.Satoh and Y.Ohno, "Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1", Proc. of 31 st DAC, pp.262-269, 1994.
[2]
D.E.Hoffman, R.M.Averill, B.Curran, Y.H.Chan, A.Dansky, R.Hatch, T.McNamara, T.McPherson, G.Northrop, L.Sigal, A.Pelella and P.M.Williams, "Deep Submicron Design Techniques for the 500MHz IBM S/390 G5 Custom Microprocessor", Proc. of ICCD, pp.258-263, 1998
[3]
S.Posluszny, N.Aoki, D.Boerstler, J.Burns, S.Dhong, U.Ghoshal, P.Hofstee, D.LaPotin, K.Lee, D.Meltzer, H.Ngo, K.Nowka, J.Silberman, O.Takahashi and I.Vo, "Design Methodology for a 1.0 GHz Microprocessor", Proc. of ICCD, pp.17-23, 1998
[4]
C.J.Alpert, A.Devgan and S.T.Quay, "Buffer Insertion for Noise and Delay Optimization", Proc. of 35 th DAC, pp.362-367, 1998.
[5]
J.Culetu, C.Amir and J.MacDonald, "A Practical Repeater Insertion Method in High Speed VLSI Circuits", Proc. of 35th DAC, pp.388-391, 1998.
[6]
R.H.J.M.Otten and R.K.Brayton, "Planning for Performance", Proc. of 35th DAC, pp.122-127, 1998.
[7]
D.Edelstein, J.Heidenreich, R.Goldblatt, W.Cote, C.Uzoh, N.Lustig, P.Roper, T.McDevitt, W.Motsiff, A.Simon, J.Dukovic, R.Wachnik, R.Schulz, L.Su and J.Slattery, "Full Copper Wiring in a Sub-0.25um CMOS ULSI Technology", Proc. of IEDM, 1997.
[8]
N.Ohkubo, T.Kawashimo, M.Suzuki, Y.Suzuki, J.Kikuchi, M.Tokoro, R.Yamagata, E.Kamada, T.Yamashita, T.Shimizu, T.Hashimoto and T.Isobe, "A Fault-Detecting 400MHz Floating-Point Unit for a Massively-Parallel Computer", ISSCC Digest of Technical Papers, vol.42, pp.368-369, 1999.
[9]
P.Bames, "A 500MHz 64b RISC CPU with 1.5MB On-Chip Cashe", ISSCC Digest of Technical Papers, vol.42, pp.86-87, 1999.
[10]
D.H.Allen, G.Aipperspach, D.T.Cox, N.V.Phan and S.N.Storino, "A 0.2um 1.8V SOI 550MHz 64b PowerPC Microprocessor with Copper Interconnects", ISSCC Digest of Technical Papers, vol.42, pp.438-439, 1999.
[11]
T.Kurihara, E.Kamada, K.Shimada and T.Shimizu, "A RISC Processor for SR8000: Accelerating Large Scale Scientific Computing with SMP", Proc. of Hot Chips 11, pp.13-22, 1999.
Recommendations
Using Lightweight Virtual Machines to Run High Performance Computing Applications: The Case of the Weather Research and Forecasting Model
UCC '11: Proceedings of the 2011 Fourth IEEE International Conference on Utility and Cloud ComputingThere are many scientific applications that have high performance computing demands. Such demands are traditionally supported by cluster-or Grid-based systems. Cloud computing, which has experienced a tremendous growth, emerged as an approach to provide ...
High performance cloud computing
Today's high performance computing systems are typically managed and operated by individual organizations in private. Computing demand is fluctuating, however, resulting in periods where dedicated resources are either underutilized or overloaded. A ...
Scientific computing using virtual high-performance computing: a case study using the Amazon elastic computing cloud
SAICSIT '08: Proceedings of the 2008 annual research conference of the South African Institute of Computer Scientists and Information Technologists on IT research in developing countries: riding the wave of technologyHigh-performance computing systems are important in scientific computing. Clusters of computer systems --- which range greatly in size --- are a common architecture for high-performance computing. Small, dedicated clusters are affordable and cost-...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2000 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- IEICE: Inst of Electronics, Info & Communication Engineers
- IPSJ: Information Processing Society of Japan
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 28 January 2000
Check for updates
Qualifiers
- Article
Conference
ASP-DAC00
Sponsor:
- IEICE
- IPSJ
- SIGDA
- IEEE-CAS
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 131Total Downloads
- Downloads (Last 12 months)27
- Downloads (Last 6 weeks)5
Reflects downloads up to 11 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in