Analog/Mixed-Signal Layout Optimization using Optimal Well Taps
Authors: 
Ramprasath S, Meghna Madhusudan, Arvind K. Sharma, Jitesh Poojary, Soner Yaldiz, Ramesh Harjani, Steven M. Burns, 
Sachin S. SapatnekarAuthors Info & Claims
Pages 159 - 166
Abstract
Well island generation and well tap placement pose an important challenge in automated analog/mixed-signal (AMS) layout. Well taps prevent latchup within a radius of influence in a well island, and must cover all devices. Automated AMS layout flows typically perform well island generation and tap insertion as a postprocessing step after placement. However, this step is intrusive and potentially alters the placement, resulting in increased area, wire length, and performance degradation. This work develops a graph-based optimization that integrates well island generation, well tap insertion, and placement. Its efficacy is demonstrated within a stochastic placement engine. Experimental results show that this approach generates better area, wire length and performance metrics than traditional methods, at the cost of a marginal runtime degradation.
References
[1]
Balasa, F., Maruvada, S., and Krishnamoorthy, K. Using red-black interval trees in device-level analog placement with symmetry constraints. In Proc. ASP-DAC (2003).
[2]
Berkelaar, M., Eikland, K., and Notebaert, P. lp_solve 5.5, Open source (mixed-integer) linear programming system. Version 5.1.0.0 dated 1 May 2004.
[3]
Cohn, J., Garrod, D., Rutenbar, R., and Carley, L. KOAN/ANAGRAM II: New tools for device-level analog placement and routing. JSSC 26, 3 (1991).
[4]
Dhar, T., Kunal, K., Li, Y., Madhusudan, M., Poojary, J., Sharma, A. K., Xu, W., Burns, S. M., Harjani, R., Hu, J., et al. ALIGN: A system for automating analog layout. IEEE Des. Test 38, 2 (2020).
[5]
Farbiz, F., and Rosenbaum, E. Modeling and understanding of external latchup in CMOS technologies Part I: modeling latchup trigger current. IEEE T. Device Mater. Rel. 11, 3 (2011).
[6]
Fomin, F. V., Grandoni, F., Pyatkin, A. V., and Stepanov, A. A. Bounding the number of minimal dominating sets: a measure and conquer approach. In Proc. ISAAC (2005), p. 573--582.
[7]
Koda, S., Kodama, C., and Fujiyoshi, K. Linear programming-based cell placement with symmetry constraints for analog IC layout. TCAD 26, 4 (March 2007).
[8]
Lim, A., Thanvantri, V., and Sahni, S. Planar topological routing. TCAD 16, 6 (1997), 651--656.
[9]
Ma, Q., Xiao, L., Tam, Y.-C., and Young, E. F. Y. Simultaneous handling of symmetry, common centroid, and general placement constraints. TCAD 30, 1 (2011).
[10]
Marek-Sadowska, M., and Tarng, T. T.-K. Single-layer routing for VLSI: analysis and algorithms. TCAD 2, 4 (1983), 246--259.
[11]
Massier, T., Graeb, H., and Schlichtmann, U. The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. TCAD 27 (December 2008).
[12]
Murata, H., Fujiyoshi, K., Nakatake, S., and Kajitani, Y. Rectangle-packing-based module placement. In Proc. ICCAD (1995).
[13]
Nakatake, S., Kawakita, M., Ito, T., Kojima, M., Kojima, M., Izumi, K., and Habasaki, T. Regularity-oriented analog placement with diffusion sharing and well island generation. In Proc. ASP-DAC (2010).
[14]
Supowit, K. Finding a maximum planar subset of a set of nets in a channel. TCAD 6, 1 (1987), 93--94.
[15]
Tam, Y.-C., Young, E. F., and Chu, C. Analog placement with symmetry and other placement constraints. In Proc. ICCAD (2006).
[16]
Troutman, R. R. Latchup in CMOS technology: the problem and its cure. Kluwer Academic Publishers, Norwell, MA, 1986.
[17]
Xu, B., Lin, Y., Tang, X., Li, S., Shen, L., Sun, N., and Pan, D. Z. WellGAN: Generative-adversarial-network-guided well generation for analog/mixed-signal circuit layout. In Proc. DAC (2019).
[18]
Yang, Y., He, J., and Manohar, R. Dali: A gridded cell placement flow. In Proc. ICCAD (2020).
Index Terms
- Analog/Mixed-Signal Layout Optimization using Optimal Well Taps
Recommendations
A Generalized Methodology for Well Island Generation and Well-tap Insertion in Analog/Mixed-signal Layouts
Well island generation and well tap placement is an important problem in analog/mixed-signal (AMS) circuits. Well taps can only prevent latchups within a certain radius of influence within a well island, and hence must be appropriately inserted to cover ...
Accelerated design of analog, mixed-signal circuits in Titan
ISPD '09: Proceedings of the 2009 international symposium on Physical designAnalog circuits are designed in fundamentally different ways than their counterparts in the digital domain. However, two major trends have made analog and digital circuits mix and co-exist. First, high-performance analog circuits use digital parts and ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 13 April 2022
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
- DARPA
Conference
Acceptance Rates
Overall Acceptance Rate 62 of 172 submissions, 36%
Upcoming Conference
ISPD '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 186Total Downloads
- Downloads (Last 12 months)88
- Downloads (Last 6 weeks)6
Reflects downloads up to 13 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in