Cited By
View all- Kwon NPark D(2023)Shallow Clock Tree Pre-Estimation for Designing Clock Tree Synthesizable Verilog RTLsElectronics10.3390/electronics1220434012:20(4340)Online publication date: 19-Oct-2023
- Xie ZZhang TPeng Y(2023)Security and Reliability Challenges in Machine Learning for EDA: Latest Advances2023 24th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED57927.2023.10129359(1-6)Online publication date: 5-Apr-2023
- D. Peribáñez AFernández-Isabel AMartín de Diego ICondado AM. Moguerza J(2023)Extracting Knowledge from Incompletely Known ModelsIntelligent Data Engineering and Automated Learning – IDEAL 202310.1007/978-3-031-48232-8_24(257-268)Online publication date: 22-Nov-2023