Cited By
View all- Pearce HKarri RTan B(2023)High-Level Approaches to Hardware Security: A TutorialACM Transactions on Embedded Computing Systems10.1145/357720022:3(1-40)Online publication date: 20-Apr-2023
Obviating Multiple Attacks with Enhanced Logic Locking
Pages 162 - 167
Abstract
With advancements in technology, attackers try to develop new threat models utilizing the loopholes in the security design techniques. Logical locking protects the design by the use of additional key inputs that makes the IC functional on the application of the correct key combination. SFLL is a popular logic locking method which is resilient to attacks like SAT attacks and brute force attacks. Introducing encrypt FF in sequential circuits make them resistant to logic cone based attacks and key sensitization attacks. In this paper a new technique which uses the underlying principles of encrypt FF as well as SFLL is proposed. The design is aimed at obtaining high output corruption which is verified by using Hamming distance and Jaccard similarity. Experimental results on ISCAS’89 benchmark circuits show that the improvement in security comes at the expense of design overheads.
References
[1]
Mohankumar, N., Jayakumar, M., Nirmala Devi, M. (2022). Lightweight Logic Obfuscation in Combinational Circuits for Improved Security—An Analysis. In: Jeena Jacob, I., Gonzalez-Longatt, F.M., Kolandapalayam Shanmugam, S., Izonin, I. (eds) Expert Clouds and Applications. Lecture Notes in Networks and Systems, vol 209. Springer, Singapore. https://doi.org/10.1007/978-981-16-2126-0_19.
[2]
Anupama, M., Ramesh, S.R. (2022). Flip-Flop-Based Approach for Logic Encryption Technique. In: Ranganathan, G., Fernando, X., Shi, F. (eds) Inventive Communication and Computational Technologies. Lecture Notes in Networks and Systems, vol 311. Springer, Singapore. https://doi.org/10.1007/978-981-16-5529-6_2.Martin A. Fischler and Robert C. Bolles. 1981. Random sample consensus: a paradigm for model fitting with applications to image analysis and automated cartography. Commun. ACM 24, 6 (June 1981), 381–395. https://doi.org/10.1145/358669.358692
[3]
K. Hatti and C. Paramasivam, "The MUX-Based PUF Architecture for Hardware Security,"2021International Conference on Circuits, Controls and Communications (CCUBE), 2021, pp. 1-7.
[4]
Chakraborty, "Keynote: A Disquisition on Logic Locking," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 10, pp. 1952-1972, Oct. 2020.
[5]
M. Yasin, J. Rajendran, O. Sinanoglu, and R. Karri, “On Improving the Security of Logic Locking,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, no. 9, pp. 1411–1424, 2016.
[6]
Zhou, H. “Vulnerability and Remedy of Stripped Function Logic Locking.” IACR Cryptol. ePrint Arch. 2019 (2019): 139.
[7]
F. Yang, M. Tang and O. Sinanoglu, "Stripped Functionality Logic Locking With Hamming Distance-Based Restore Unit (SFLL-hd) – Unlocked," in IEEE Transactions on Information Forensics and Security, vol. 14, no. 10, pp. 2778-2786, Oct. 2019.
[8]
R. Karmakar, H. Kumar and S. Chattopadhyay, "On Finding Suitable Key-Gate Locations In Logic Encryption," 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018, pp. 1-5.
[9]
A. Sengupta, M. Nabeel, N. Limaye, M. Ashraf and O. Sinanoglu, "Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 12, pp. 4439-4452, Dec. 2020.
[10]
M. Yasin and O. Sinanoglu, "Towards Provably Secure Logic Locking for Hardening Hardware Security," 2018 IEEE International Test Conference (ITC), 2018, pp. 1-10. K. Reid. 1980. A high-level approach to computer document formatting. In Proceedings of the 7th Annual Symposium on Principles of Programming Languages. ACM, New York, 24–31. https://doi.org/10.1145/567446.567449
[11]
R. Karmakar, S. Chattopadhyay and R. Kapur, "A Scan Obfuscation Guided Design-for-Security Approach for Sequential Circuits," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 3, pp. 546-550, March 2020.
[12]
Roshan. E., Nishanth. VG. and Mohankumar. N., "Developing Attack Resilience in Y86 Processor using Logic Locking," 2021 IEEE 12th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON), 2021, pp. 0737-0743.
[13]
V. S. Rathor and G. K. Sharma, "A Lightweight Robust Logic Locking Technique to Thwart Sensitization and Cone-Based Attacks," in IEEE Transactions on Emerging Topics in Computing, vol. 9, no. 2, pp. 811-822, 1 April-June 2021.
[14]
M. Yasin and O. Sinanoglu, "Evolution of logic locking," 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2017, pp. 1-6.
[15]
Y. -W. Lee and N. A. Touba, ”Improving logic obfuscation via logic cone analysis,” 2015 16th Latin-American Test Symposium (LATS), 2015, pp. 1-6.
Index Terms
- Obviating Multiple Attacks with Enhanced Logic Locking
Recommendations
ENTANGLE: An Enhanced Logic-locking Technique for Thwarting SAT and Structural Attacks
GLSVLSI '22: Proceedings of the Great Lakes Symposium on VLSI 2022Among the SAT-resilient logic locking techniques, the Stripped-Functionality-Logic-Locking (SFLL) is the most promising solution which can guard the intellectual property against approximate, sensitization, SAT, and structural attacks which target Point-...
Oracle-based logic locking attacks: protect the oracle not only the netlist
DATE '20: Proceedings of the 23rd Conference on Design, Automation and Test in EuropeLogic locking has received a lot of attention in the literature due to its very attractive hardware-security characteristics: it can protect against IP piracy and overproduction throughout the whole IC supply chain. However, a large class of logic-...
IP Protection and Supply Chain Security through Logic Obfuscation: A Systematic Overview
The globalization of the semiconductor supply chain introduces ever-increasing security and privacy risks. Two major concerns are IP theft through reverse engineering and malicious modification of the design. The latter concern in part relies on ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
August 2022
710 pages
ISBN:9781450396752
DOI:10.1145/3549206
- General Chairs:
- Sartaj Sahni,
- Vikas Saxena,
- Program Chair:
- Sundaraja Sitharama Iyengar
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 24 October 2022
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
IC3-2022
IC3-2022: 2022 Fourteenth International Conference on Contemporary Computing
August 4 - 6, 2022
Noida, India
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 48Total Downloads
- Downloads (Last 12 months)14
- Downloads (Last 6 weeks)1
Reflects downloads up to 01 Jan 2025
Other Metrics
Citations
Cited By
View all- Pearce HKarri RTan B(2023)High-Level Approaches to Hardware Security: A TutorialACM Transactions on Embedded Computing Systems10.1145/357720022:3(1-40)Online publication date: 20-Apr-2023
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format