Earl: energy-aware reconfigurable locks
Abstract
As system complexity grows, embedded operating systems increasingly face the challenge to adhere to various non-functional constraints, such as response times and power limits. These requirements sometimes contradict and, often, no solution satisfies all constraints under all conditions. Changes in environmental conditions, application-level requirements, and user response time expectation hence demand for system-wide adaptions to resource management. We find that process synchronization constitutes a simple yet effective leverage point to balance between timing-related and energy-related constraints. This paper presents Earl, an implementation of reconfigurable locks in Linux that enables seamless transitions between high-performance and low-power operating modes.
References
[1]
Jelena Antić, Georgios Chatzopoulos, Rachid Guerraoui, and Vasileios Trigonakis. 2016. Locking Made Easy. In Proceedings of the 17th International Middleware Conference (Middleware 2016). ACM, Article 20, 14 pages.
[2]
Alessandro Biondi, Björn Brandenburg, and Alexander Wieder. 2016. A Blocking Bound for Nested FIFO Spin Locks. In Proceedings of the 37th Real-Time Systems Symposium (RTSS 2016). IEEE, 291--302.
[3]
Aaron Block, Björn Brandenburg, James Anderson, and Stephen Quint. 2008. An Adaptive Framework for Multiprocessor Real-Time System. In Proceedings of the 20th Euromicro Conference on Real-Time Systems (ECRTS 2008). IEEE, 23--33.
[4]
Shekhar Borkar. 2007. Thousand Core Chips: A Technology Perspective. In Proceedings of the 44th Annual Design Automation Conference (DAC 2007). ACM, 746--749.
[5]
Aaron Carroll and Gernot Heiser. 2014. Mobile Multicores: Use Them or Waste Them. ACM SIGOPS Operating Systems Review 48, 1 (May 2014), 44--48.
[6]
The GLIBC community. 2019. [GLIBC] Tunables. https://www.gnu.org/software/libc/manual/html_node/Tunables.html. Acc. 2019-08-01.
[7]
Yocto Project Community. 2019. Poky. https://www.yoctoproject.org/software-item/poky/. Acc. 2019-08-01.
[8]
Tudor David, Rachid Guerraoui, and Vasileios Trigonakis. 2013. Everything You Always Wanted to Know About Synchronization but Were Afraid to Ask. In Proceedings of the 24th ACM Symposium on Operating System Principles (SOSP 2013). ACM, 33--48.
[9]
Analog Devices. 2019. LTC2991. https://www.analog.com/en/products/ltc2991.html/. Acc. 2019-08-01.
[10]
Edsger Wybe Dijkstra. 1968. The Structure of the "THE"-Multiprogramming System. Commun. ACM 11, 5 (May 1968), 341--346.
[11]
Hadi Esmaeilzadeh, Emily R. Blem, Renée St. Amant, Karthikeyan Sankaralingam, and Doug Burger. 2011. Dark Silicon and the End of Multicore Scaling. In Proceedings of the 38th International Symposium on Computer Architecture (ISCA 2011), Ravi Iyer, Qing Yang, and Antonio González (Eds.). ACM, 365--376.
[12]
Babak Falsafi, Rachid Guerraoui, Javier Picorel, and Vasileios Trigonakis. 2016. Unlocking Energy. In Proceedings of the USENIX Annual Technical Conference (ATC 2016). USENIX, 393--406.
[13]
Xiaobo Fan, Wolf-Dietrich Weber, and Luiz Barroso. 2007. Power Provisioning for a Warehouse-sized Computer. In Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA 2007). ACM, 13--23.
[14]
Gerhard P. Fettweis. 2016. 5G and the future of IoT. In Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2016). IEEE, 21--24.
[15]
Raspberry Pi Foundation. 2019. Raspberry Pi 4. https://www.raspberrypi.org/products/raspberry-pi-4-model-b/. Acc. 2019-08-01.
[16]
David Geer. 2005. Chip Makers Turn to Multicore Processors. IEEE Computer 38, 5 (May 2005), 11--13.
[17]
The glibc community. 2019. The GNU C Library (glibc). https://www.gnu.org/software/libc/. Acc. 2019-08-01.
[18]
Vincent Gramoli. 2015. More Than You Ever Wanted to Know About Synchronization: Synchrobench, Measuring the Impact of the Synchronization on Concurrent Algorithms. In Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2015). ACM, 1--10.
[19]
Hugo Guiroux, Renaud Lachaize, and Vivien Quéma. 2016. Multicore Locks: The Case is Not Closed Yet. In Proceedings of the USENIX Annual Technical Conference (ATC 2016). USENIX, 649--662.
[20]
Marcus Hähnel and Hermann Härtig. 2014. Heterogeneity by the Numbers: A Study of the ODROID XU+E big.LITTLE Platform. In Proceedings of the 6th Workshop on Power-Aware Computing and Systems (HotPower 2014). 1--6.
[21]
Fulya Kaplan, Jie Meng, and Ayse Kivilcim Coskun. 2013. Optimizing Communication and Cooling Costs in HPC Data Centers via Intelligent Job Allocation. In Proceedings of the 4th International Green Computing Conference (IGCC'13). IEEE Computer Society, 1--10.
[22]
Butler Lampson and David Redell. 1980. Experience with Processes and Monitors in MESA. Commun. ACM 23, 2 (1980), 105--117.
[23]
Hannu Leppinen. 2017. Current Use of Linux in Spacecraft Flight Software. IEEE Aerospace and Electronic Systems Magazine 32, 10 (2017), 4--13.
[24]
John Mellor-Crummey and Michael Scott. 1991. Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors. Transactions on Computer Systems (TOCS) 9, 1 (Feb. 1991), 21--65.
[25]
Andreas Merkel and Frank Bellosa. 2006. Balancing Power Consumption in Multiprocessor Systems. In Proceedings of the First EuroSys Conference (EuroSys'06), Yolande Berbers and Willy Zwaenepoel (Eds.). ACM, New York, NY, USA, 403--414.
[26]
Adam Morrison. 2016. Scaling Synchronization in Multicore Programs. ACM Queue 14, 4 (Aug. 2016), 56--79.
[27]
Trevor Mudge. 2001. Power: A First-Class Architectural Design Constraint. IEEE Computer 34, 4 (April 2001), 52--58.
[28]
Bikash Poudel, Naresh Kumar Giri, and Arslan Munir. 2017. Design and comparative evaluation of GPGPU- and FPGA-based MPSoC ECU architectures for secure, dependable, and real-time automotive CPS. In Proceedings of the 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2017). IEEE, 29--36.
[29]
Stefan Reif, Timo Hönig, and Wolfgang Schröder-Preikschat. 2017. In the Heat of Conflict: On the Synchronisation of Critical Sections. In Proceedings of the 20th International Symposium on Real-Time Distributed Computing (ISORC 2017). IEEE, 42--51.
[30]
Santanu Sarma, Nikil Dutt, Puneet Gupta, Alexandru Nicolau, and Nalini Venkatasubramanian. 2014. On-chip self-awareness using Cyberphysical-Systems-on-Chip (CPSoC). In Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis (CODES 2014). ACM, 1--3.
[31]
Claudio Scordino, Luca Abeni, and Juri Lelli. 2018. Energy-aware Real-time Scheduling in the Linux Kernel. In Proceedings of the 33rd Annual Symposium on Applied Computing (SAC 2018). ACM, 601--608.
[32]
Michael B. Taylor. 2013. A Landscape of the New Dark Silicon Design Regime. IEEE Micro 33, 5 (Sept./Oct. 2013), 8--19.
[33]
Bryan Ward and James Anderson. 2012. Supporting Nested Locking in Multi-processor Real-Time Systems. In Proceedings of the 24th Euromicro Conference on Real-Time Systems (ECRTS 2012). 223--232.
[34]
Andreas Weissel and Frank Bellosa. 2002. Event-Driven Clock Scaling for Dynamic Power Management. In Proceedings of the 2002 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES 2002), Shuvra S. Bhattacharyya, Trevor N. Mudge, Wayne Wolf, and Ahmed Amine Jerraya (Eds.). ACM, 238--246.
[35]
Maolin Yang, Alexander Wieder, and Björn Brandenburg. 2015. Global Real-Time Semaphore Protocols: A Survey, Unified Analysis, and Comparison. In Proceedings of the 36th Real-Time Systems Symposium (RTSS 2015). IEEE, 1--12.
Recommendations
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
Aquarius: a dynamically reconfigurable computing platform
SBCCI '07: Proceedings of the 20th annual conference on Integrated circuits and systems designThis work presents the development of a dynamically reconfigurable computing platform targeting Virtex-II devices under control of a host system based on the Nios II soft-core processor from Altera. The platform, called Aquarius, controls the system by ...
Configuration locking and schedulability estimation for reduced reconfiguration overheads of reconfigurable systems
Dynamically reconfigurable field-programmable gate arrays (FPGAs) hold the promise of providing a virtual hardware resource in which hardware circuits can be dynamically scheduled onto the available FPGA resources. However, reconfiguring an FPGA can ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2020 Copyright is held by the owner/author(s).
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 27 July 2020
Published in SIGBED Volume 17, Issue 1
Check for updates
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 55Total Downloads
- Downloads (Last 12 months)9
- Downloads (Last 6 weeks)1
Reflects downloads up to 20 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in