More Web Proxy on the site http://driver.im/

research-article

CDB: critical data backup design for consumer devices with high-density flash based hybrid storage

Authors:

Edwin H.-M. ShaAuthors Info & Claims

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

Pages 391 - 396

https://doi.org/10.1145/3489517.3530468

Published: 23 August 2022 Publication History

Abstract

Hybrid flash based storage constructed with high-density and low-cost flash memory are becoming increasingly popular in consumer devices during the last decade. However, to protect critical data, existing methods are designed for improving reliability of consumer devices with non-hybrid flash storage. Based on evaluations and analysis, these methods will result in significant performance and lifetime degradation in consumer devices with hybrid storage. The reason is that different kinds of memory in hybrid storage have different characteristics, such as performance and access granularity. To address the above problems, a critical data backup (CDB) method is proposed to backup designated critical data with making full use of different kinds of memory in hybrid storage. Experiment results show that compared with the state-of-the-arts, CDB achieves encouraging performance and lifetime improvement.

References

[1]

A. David, G. G. Patterson, and R. H. Katz, "Acase for redundant arrays of inexpensive disks (raid)," in SIGMOD, 1988, pp. 109--116.

[2]

Z. Shen, L. Han, C. Ma, Z. Jia, T. Li, and Z. Shao, "Leveraging the interplay of raid and ssd for lifetime optimization of flash-based ssd raid," IEEE TCAD, vol. 40, no. 7, pp. 1395--1408, 2021.

[3]

Y. Li, B. Shen, Y. Pan, Y. Xu, Z. Li, and J. C. S. Lui, "Workload-aware elastic striping with hot data identification for ssd raid arrays," IEEE TCAD, vol. 36, no. 5, pp. 815--828, 2017.

[4]

J. Kim, J. Lee, J. Choi, D. Lee, and S. H. Noh, "Improving ssd reliability with raid via elastic striping and anywhere parity," in IEEE/IFIP DSN, 2013, pp. 1--12.

[5]

Y. Pan, Y. Li, Y. Xu, and Z. Li, "Grouping-based elastic striping with hotness awareness for improving ssd raid performance," in IEEE/IFIP DSN, 2015, pp. 160--171.

[6]

W. Pan and T. Xie, "A mirroring-assisted channel-raid5 ssd for mobile applications," ACM TECS, vol. 17, no. 4, pp. 1--27, 2018.

Digital Library

[7]

M. S. MacFadden, R. Shelby, and T. Xie, "Sirf-1: Enhancing reliability of single flash ssd through internal mirroring for mission-critical mobile applications," in IEEE/ACM CCGrid, 2015, pp. 343--351.

[8]

I. .Inc, "Intel 670p product," 2021, https://www.intel.com/content/www/us/en/products/sku/204109/intel-ssd-670p-series-1-0tb-m-2-80mm-pcie-3-0-x4-3d4-qlc/specifications.html.

[9]

I. .Inc, "Intel optane memory h10 product," 2019, https://www.intel.com/content/www/us/en/products/sku/189611/intel-optane-memory-h10-with-solid-state-storage-intel-optane-memory-32gb-intel-qlc-3d-nand-ssd-1tb-m-2-80mm-pcie-3-0/specifications.html.

[10]

Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and S. Zhang, "Performance impact and interplay of ssd parallelism through advanced commands, allocation strategy and data granularity," in ACM ICS, 2011, pp. 96--107.

[11]

I. .Inc, "Intel optane memory h20 product," 2021, https://www.intel.com/content/www/us/en/products/sku/205316/intel-optane-memory-h20-with-solid-state-storage-32-gb-512-gb-m-2-80mm-pcie-3-0-3d-xpoint-qlc/specifications.html.

[12]

M. .Inc, "Micron crucial p1 product," 2018, https://www.crucial.com/products/ssd/p1-ssd-series.

[13]

hyperstone, "How pseudo-slc mode can make 3d nand flash more reliable," 2019, https://www.hyperstone.com/en/How-pseudo-SLC-mode-can-make-3D-NAND-flash-more-reliable-2524.html.

[14]

K. .Inc, "Kioxia xl flash," 2019, https://business.kioxia.com/content/dam/kioxia/ncsa/en-us/business/memory/asset/KIOXIA_XL-FLASH_Infographic.pdf.

[15]

Y. Oh, J. Choi, D. Lee, and S. H. Noh, "Improving performance and lifetime of the ssd raid-based host cache through a log-structured approach," ACM SIGOPS Operating Systems Review, vol. 48, no. 1, pp. 90--97, 2014.

Digital Library

[16]

T. Kouchi, N. Kumazaki, and et al., "13.5 a 128gb 1b/cell 96-word-line-layer 3d flash memory to improve random read latency with tprog=75μs and tr=4μs," in IEEE ISSCC, 2020, pp. 226--228.

[17]

A. Khakifirooz, S. Balasubrahmanyam, R. Fastow, K. H. Gaewsky, and P. Kalavade, "30.2 a 1tb 4b/cell 144-tier floating-gate 3d-nand flash memory with 40mb/s program throughput and 13.8gb/mm 2 bit density," in IEEE ISSCC, 2021, pp. 1--3.

[18]

H. Kim, N. Agrawal, and C. Ungureanu, "Revisiting storage for smartphones," in ACM TOS, 2012, pp. 1--25.

[19]

N. Express, "Nvm command set specification," 2021, https://nvmexpress.org/wp-content/uploads/NVMe-NVM-Command-Set-Specification-1.0a-2021.07.26-Ratified.pdf.

Cited By

Luo LWang HYu DLv YShi L(2024)CPF: A Cross-Layer Prefetching Framework for High-Density Flash-Based Storage2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546622(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546622
Wang ZShou LChen KZhou X(2024)BushStore: Efficient B+Tree Group Indexing for LSM-Tree in Non-Volatile Memory2024 IEEE 40th International Conference on Data Engineering (ICDE)10.1109/ICDE60146.2024.00316(4127-4139)Online publication date: 13-May-2024
https://doi.org/10.1109/ICDE60146.2024.00316
Luo LYu DLv YShi L(2023)Critical Data Backup with Hybrid Flash-Based Consumer DevicesACM Transactions on Architecture and Code Optimization10.1145/363152921:1(1-23)Online publication date: 15-Dec-2023
https://dl.acm.org/doi/10.1145/3631529

Recommendations

FlexFS: a flexible flash file system for MLC NAND flash memory
USENIX'09: Proceedings of the 2009 conference on USENIX Annual technical conference

The multi-level cell (MLC) NAND flash memory technology enables multiple bits of information to be stored on a single cell, thus making it possible to increase the density of the memory without increasing the die size. For most MLC flash memories, each ...
WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...
A Novel Memory Block Management Scheme for PCM Using WOM-Code
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and Systems

Phase Change Memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics including low static power consumption and high density. However, long write latency is one of the major drawbacks in current PCM ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '22: Proceedings of the 59th ACM/IEEE Design Automation Conference

July 2022

1462 pages

ISBN:9781450391429

DOI:10.1145/3489517

General Chair:
Rob Oshana
NXP

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 August 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Funding Sources

NSFC
Shanghai Science and Technology Project

Conference

DAC '22

Sponsor:

SIGDA

DAC '22: 59th ACM/IEEE Design Automation Conference

July 10 - 14, 2022

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
226
Total Downloads

Downloads (Last 12 months)69
Downloads (Last 6 weeks)10

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Luo LWang HYu DLv YShi L(2024)CPF: A Cross-Layer Prefetching Framework for High-Density Flash-Based Storage2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546622(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546622
Wang ZShou LChen KZhou X(2024)BushStore: Efficient B+Tree Group Indexing for LSM-Tree in Non-Volatile Memory2024 IEEE 40th International Conference on Data Engineering (ICDE)10.1109/ICDE60146.2024.00316(4127-4139)Online publication date: 13-May-2024
https://doi.org/10.1109/ICDE60146.2024.00316
Luo LYu DLv YShi L(2023)Critical Data Backup with Hybrid Flash-Based Consumer DevicesACM Transactions on Architecture and Code Optimization10.1145/363152921:1(1-23)Online publication date: 15-Dec-2023
https://dl.acm.org/doi/10.1145/3631529

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents