More Web Proxy on the site http://driver.im/

research-article

Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory

Authors:

Yiran ChenAuthors Info & Claims

DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019

Article No.: 114, Pages 1 - 6

https://doi.org/10.1145/3316781.3317760

Published: 02 June 2019 Publication History

Abstract

Data encoding methods have been proposed to alleviate the high write energy and limited write endurance disadvantages of Non-Volatile Memories (NVMs). Encoding methods are proved to be effective through theoretical analysis. Under the data patterns of workloads, existing encoding methods could become inefficient. We observe that the new cache line and the old cache line have many redundant (or unmodified) words. This makes the utilization ratio of the tag bits of data encoding methods become very low, and the efficiency of data encoding method decreases. To fully exploit the tag bits to reduce the bit flips of NVMs, we propose REdundant word Aware Data encoding (READ). The key idea of READ is to share the tag bits among all the words of the cache line and dynamically assign the tag bits to the modified words. The high utilization ratio of the tag bits in READ leads to heavy bit flips of the tag bits. To reduce the bit flips of the tag bits in READ, we further propose Sequential flips Aware Encoding (SAE). SAE is designed based on the observation that many sequential bits of the new data and the old data are opposite. For those writes, the bit flips of the tag bits will increase with the number of tag bits. SAE dynamically selects the encoding granularity which causes the minimum bit flips instead of using the minimum encoding granularity. Experimental results show that our schemes can reduce the energy consumption by 20.3%, decrease the bit flips by 25.0%, and improve the lifetime by 52.1%.

References

[1]

Angelos Arelakis, Fredrik Dahlgren, and Per Stenstrom. 2015. HyComp: A Hybrid Cache Compression Method for Selection of Data-type-specific Compression Methods. In Proceedings of MICRO (MICRO-48). ACM, New York, NY, USA, 38--49.

Digital Library

[2]

Mohammad Arjomand, Mahmut T Kandemir, Anand Sivasubramaniam, and Chita R Das. 2016. Boosting access parallelism to PCM-based main memory. In Proceedings of ISCA. 695--706.

Digital Library

[3]

Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, et al. 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News 39, 2 (2011), 1--7.

Digital Library

[4]

Sangyeun Cho and Hyunjin Lee. 2009. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In Proceedings of MICRO. IEEE, 347--357.

Digital Library

[5]

John L Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News 34, 4 (2006), 1--17.

Digital Library

[6]

Adam N Jacobvitz, Robert Calderbank, and Daniel J Sorin. 2013. Coset coding to extend the lifetime of memory. In Proceedings of HPCA. IEEE, 222--233.

Digital Library

[7]

Majid Jalili and Hamid Sarbazi-Azad. 2016. Captopril: Reducing the pressure of bit flips on hot locations in non-volatile main memories. In Proceedings of DATE. IEEE, 1116--1119.

Digital Library

[8]

Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting Phase Change Memory As a Scalable Dram Alternative. In Proceedings of ISCA.

Digital Library

[9]

Rakan Maddah, Seyed Mohammad Seyedzadeh, and Rami Melhem. 2015. CAFO: Cost aware flip optimization for asymmetric memories. In Proceedings of HPCA. IEEE, 320--330.

[10]

H. Noguchi et al. 2016. 7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme. In Proceedings of ISSCC.

[11]

Poovaiah M Palangappa and Kartik Mohanram. 2015. Flip-Mirror-Rotate: An architecture for bit-write reduction and wear leveling in non-volatile memories. In Proceedings of GLSVLSI. ACM, 221--224.

Digital Library

[12]

Poovaiah M. Palangappa and Kartik Mohanram. 2017. CompEx++: Compression-Expansion Coding for Energy, Latency, and Lifetime Improvements in MLC/TLC NVMs. ACM Trans. Archit. Code Optim. 14, 1 (April 2017).

Digital Library

[13]

Matthew Poremba, Tao Zhang, and Yuan Xie. 2015. Nvmain 2.0: A user-friendly memory simulator to model (non-) volatile memory systems. IEEE Computer Architecture Letters 14, 2 (2015), 140--143.

Digital Library

[14]

Moinuddin K Qureshi, John Karidis, Michele Franceschini, Vijayalakshmi Srinivasan, Luis Lastras, and Bulent Abali. 2009. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In Proceedings of MICRO. ACM, 14--23.

Digital Library

[15]

Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. 2010. Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-change Memory with Dynamically Randomized Address Mapping. In Proceedings of ISCA (ISCA '10). 383--394.

Digital Library

[16]

Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. 2010. SAFER: Stuck-At-Fault Error Recovery for Memories. In Proceedings of MICRO. 115--124.

Digital Library

[17]

S. Seyedzadeh, A. Jones, and R. Melhem. 2018. Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM. In Proceedings of HPCA. 350--361.

[18]

Seyed Mohammad Seyedzadeh, Rakan Maddah, Alex Jones, and Rami Melhem. 2015. PRES: Pseudo-random Encoding Scheme to Increase the Bit Flip Reduction in the Memory. In Proceedings of DAC. 23:1--23:6.

Digital Library

[19]

Wen Wen, Youtao Zhang, and Jun Yang. 2018. Wear Leveling for Crossbar Resistive Memory. In Proceedings of DAC (DAC '18). 58:1--58:6.

Digital Library

[20]

C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian, T. Zhang, S. Yu, and Y. Xie. 2015. Overcoming the challenges of crossbar resistive memory architectures. In Proceedings of HPCA. 476--488.

[21]

J. Xu, D. Feng, Y. Hua, W. Tong, J. Liu, and C. Li. 2018. Extending the lifetime of NVMs with compression. In Proceedings of DATE. 1604--1609.

[22]

J. Xu, D. Feng, Y. Hua, W. Tong, J. Liu, C. Li, and Z. Li. 2018. An efficient PCM-based main memory system via exploiting fine-grained dirtiness of cachelines. In Proceedings of DATE. 1616--1621.

[23]

Byung-Do Yang, Jae-Eun Lee, Jang-Su Kim, Junghyun Cho, Seung-Yun Lee, and Byoung-Gon Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of ISCAS. IEEE, 3014--3017.

[24]

Vinson Young, Prashant J. Nair, and Moinuddin K. Qureshi. 2015. DEUCE: Write-Efficient Encryption for Non-Volatile Memories. In Proceedings of ASPLOS (ASPLOS '15).

Digital Library

[25]

L. Zhang, B. Neely, D. Franklin, D. Strukov, Y. Xie, and F. T. Chong. 2016. Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs. In Proceedings of ISCA. 519--531.

Digital Library

[26]

Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. 2009. A durable and energy efficient main memory using phase change memory technology. In Proceedings of ISCA. ACM, 14--23.

Digital Library

Cited By

Zhao WFeng DTong WLiu JChen ZWu BWang C(2023)APPcache+: An STT-MRAM-Based Approximate Cache System With Low Power and Long LifetimeIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.326771342:11(3840-3853)Online publication date: Nov-2023
https://doi.org/10.1109/TCAD.2023.3267713
Bharti NNath AUpadhyay SKapoor H(2023)ZOCHEN: Compression Using Zero Chain Elimination and Encoding to Improve Endurance of Non-Volatile Memories2023 24th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED57927.2023.10129315(1-8)Online publication date: 5-Apr-2023
https://doi.org/10.1109/ISQED57927.2023.10129315
Upadhyay SNath AKapoor H(2022)Exploiting successive identical words and differences with dynamic bases for effective compression in Non-Volatile MemoriesProceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design10.1145/3531437.3539716(1-6)Online publication date: 1-Aug-2022
https://dl.acm.org/doi/10.1145/3531437.3539716
Show More Cited By

Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory
1. Hardware
  1. Integrated circuits

Recommendations

Redesign the Memory Allocator for Non-Volatile Main Memory
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing Systems

The non-volatile memory (NVM) has the merits of byte-addressability, fast speed, persistency and low power consumption, which make it attractive to be used as main memory. Commonly, user process dynamically acquires memory through memory allocators. ...
A durable and energy efficient main memory using phase change memory technology
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

Using nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...
Energy efficient Phase Change Memory based main memory for future high performance systems
IGCC '11: Proceedings of the 2011 International Green Computing Conference and Workshops

Phase Change Memory (PCM) has recently attracted a lot of attention as a scalable alternative to DRAM for main memory systems. As the need for high-density memory increases, DRAM has proven to be less attractive from the point of view of scaling and ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019

June 2019

1378 pages

ISBN:9781450367257

DOI:10.1145/3316781

Copyright © 2019 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article
Research
Refereed limited

Conference

DAC '19

Sponsor:

SIGDA

DAC '19: The 56th Annual Design Automation Conference 2019

June 2 - 6, 2019

NV, Las Vegas, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
304
Total Downloads

Downloads (Last 12 months)28
Downloads (Last 6 weeks)1

Reflects downloads up to 22 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Zhao WFeng DTong WLiu JChen ZWu BWang C(2023)APPcache+: An STT-MRAM-Based Approximate Cache System With Low Power and Long LifetimeIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.326771342:11(3840-3853)Online publication date: Nov-2023
https://doi.org/10.1109/TCAD.2023.3267713
Bharti NNath AUpadhyay SKapoor H(2023)ZOCHEN: Compression Using Zero Chain Elimination and Encoding to Improve Endurance of Non-Volatile Memories2023 24th International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED57927.2023.10129315(1-8)Online publication date: 5-Apr-2023
https://doi.org/10.1109/ISQED57927.2023.10129315
Upadhyay SNath AKapoor H(2022)Exploiting successive identical words and differences with dynamic bases for effective compression in Non-Volatile MemoriesProceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design10.1145/3531437.3539716(1-6)Online publication date: 1-Aug-2022
https://dl.acm.org/doi/10.1145/3531437.3539716
Nath AKapoor H(2022) Pop-Crypt: Identification and Management of Pop ular Words for Enhancing Lifetime of En Crypt ed Nonvolatile Main Memories IEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2022.318379330:9(1219-1229)Online publication date: Sep-2022
https://doi.org/10.1109/TVLSI.2022.3183793
Li TJing NMao ZChen Y(2022)A Hybrid-Grained Remapping Defense Scheme Against Hard Failures for Row-Column-NVMIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.309728841:6(1842-1854)Online publication date: Jun-2022
https://doi.org/10.1109/TCAD.2021.3097288
Zhao WTong WFeng DLiu JChen ZXu JWu BWang CLiu B(2021)Improving the energy efficiency of STT-MRAM based approximate cache2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474148(1104-1109)Online publication date: 1-Feb-2021
https://doi.org/10.23919/DATE51398.2021.9474148
Nath AKapoor H(2021)SWEL-COFAE : Wear Leveling and Adaptive Encoding Assisted Compression of Frequent Words in Non-Volatile Main MemoriesIEEE Transactions on Computers10.1109/TC.2021.3126156(1-1)Online publication date: 2021
https://doi.org/10.1109/TC.2021.3126156
Duan ZLiu HLu HLiao XJin HZhang YHe B(2021)Gengar: An RDMA-based Distributed Hybrid Memory Pool2021 IEEE 41st International Conference on Distributed Computing Systems (ICDCS)10.1109/ICDCS51616.2021.00018(92-103)Online publication date: Jul-2021
https://doi.org/10.1109/ICDCS51616.2021.00018
Wu SWu JShen ZZhang ZWang ZMao B(2021)SimiEncode: A Similarity-based Encoding Scheme to Improve Performance and Lifetime of Non-Volatile Main Memory2021 IEEE 39th International Conference on Computer Design (ICCD)10.1109/ICCD53106.2021.00044(220-227)Online publication date: Oct-2021
https://doi.org/10.1109/ICCD53106.2021.00044
Feng DXu JHua YTong WLiu JLi CChen Y(2020)A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile MemoriesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2019.296212739:10(2516-2529)Online publication date: Oct-2020
https://doi.org/10.1109/TCAD.2019.2962127
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents