demonstration

The dual processor platform architecture: demo abstract

Authors:

Lothar ThieleAuthors Info & Claims

IPSN '19: Proceedings of the 18th International Conference on Information Processing in Sensor Networks

Pages 335 - 336

https://doi.org/10.1145/3302506.3312481

Published: 16 April 2019 Publication History

Get Access

Abstract

The Dual Processor Platform (DPP) is a novel architecture template for networked embedded systems based on a strictly asynchronous processor interconnect that allows to minimize interference with a proven predictable behavior [7]. Contrary to traditional platforms [1, 5] DPP tries to mitigate interference by isolating different tasks and mapping them onto dedicated hardware resources. Typically, two different task sets - (i) sensing/actuation/data processing and (ii) communication - are mapped onto two different physically separated processing elements (usually low-power microcontrollers), allowing each to be optimized according to their individual requirements. Such hardware partitioning is a standard approach, frequently found in more complex sensor system implementations [2]. While the communication processor handles wireless packet transmission and reception, the application processor is dedicated to the sensor data acquisition, processing and actuation. But this strict separation of resources and function also requires a processor interconnect: BOLT [7], a stateful processor interconnect specifically designed based on this paradigm allows a strict decoupling of the power, clock and time domains of the two processing elements by allowing only asynchronous message passing between the two. The strict limitation to an asynchronous interface allows for predictable run-time behavior that, in addition to typical behavior observed from experiments, has been formally verified [7]. The most notable advantages of this approach are:

Modularity Exchanging one of the components is hassle free and does not require a change to the other components.

Simpler software The complexity of software development and validation is significantly reduced by task decoupling.

Parallel development Development of the two separate entities can take place independently.

Independent power management Each subsystem can take independent decisions on when to utilize low-power modes.

References

[1]

Henri Dubois-Ferrière, Laurent Fabre, Roger Meier, and Pierre Metrailler. 2006. TinyNode: A Comprehensive Platform for Wireless Sensor Network Applications. In Proc. 5th Int'l Conf. Information Processing in Sensor Networks (IPSN '06). ACM, New York, NY, USA, 358--365.

Digital Library

Google Scholar

[2]

Luca Girard, Jan Beutel, Stephan Gruber, Josua Hunziker, Roman Lim, and Samuel Weber. 2012. A custom acoustic emission monitoring system for harsh environments: application to freezing-induced damage in alpine rock walls. Geoscientific Instrumentation, Methods and Data Systems 1, 2 (2012), 155--167.

Crossref

Google Scholar

[3]

Roman Lim, Federico Ferrari, Marco Zimmerling, Christoph Walser, Philipp Sommer, and Jan Beutel. 2013. FlockLab: A Testbed for Distributed, Synchronized Tracing and Profiling of Wireless Embedded Systems. In Proc. 12th Int'l Conf. Information Processing in Sensor Networks (IPSN '13). ACM, New York, NY, USA, 153--166.

Digital Library

Google Scholar

[4]

Matthias Meyer, Timo Farei-Campagna, Akos Pasztor, Reto Da Forno, Tonio Gsell, Jerome Failletaz, Andreas Vieli, Samuel Weber, Jan Beutel, and Lothar Thiele. 2019. Event-triggered Natural Hazard Monitoring with Convolutional Neural Networks on the Edge. In Proc. 18th Int'l Conf. Information Processing in Sensor Networks (IPSN '19). ACM, New York, NY, USA, .

Digital Library

Google Scholar

[5]

Joseph Polastre, Robert Szewczyk, and David Culler. 2005. Telos: Enabling Ultra-low Power Wireless Research. In Proc. 4th Int'l Symp. Information Processing in Sensor Networks (IPSN '05). IEEE Press, Piscataway, NJ, USA, Article 48.

Digital Library

Google Scholar

[6]

Felix Sutton, Reto Da Forno, David Gschwend, Tonio Gsell, Roman Lim, Jan Beutel, and Lothar Thiele. 2017. The Design of a Responsive and Energy-Efficient Event-Triggered Wireless Sensing System. In Proc. 2017 Int'l Conf. on Embedded Wireless Systems and Networks (EWSN '17). Junction Publishing, USA, 144--155.

Digital Library

Google Scholar

[7]

Felix Sutton, Marco Zimmerling, Reto Da Forno, Roman Lim, Tonio Gsell, Georgia Giannopoulou, Federico Ferrari, Jan Beutel, and Lothar Thiele. 2015. Bolt: A Stateful Processor Interconnect. In Proc. 13th Int'l ACM Conf. Embedded Networked Sensor Systems (SenSys '15). ACM, New York, NY, USA, 267--280.

Digital Library

Google Scholar

Cited By

View all

Stricker NHora JGomez AThiele L(2023)Energy-Efficient Bootstrapping in Multi-hop Harvesting-Based Networks2023 18th Wireless On-Demand Network Systems and Services Conference (WONS)10.23919/WONS57325.2023.10062242(1-8)Online publication date: 30-Jan-2023
https://doi.org/10.23919/WONS57325.2023.10062242
Baddeley MBoano CEscobar-Molero ALiu YMa XMarot VRaza URömer KSchuss MStanoev A(2023)Understanding Concurrent Transmissions: The Impact of Carrier Frequency Offset and RF Interference on Physical Layer PerformanceACM Transactions on Sensor Networks10.1145/360443020:1(1-39)Online publication date: 10-Jun-2023
https://dl.acm.org/doi/10.1145/3604430
Biri ADa Forno RKuonen TMager FZimmerling MThiele L(2023)Hydra: Concurrent Coordination for Fault-tolerant NetworkingProceedings of the 22nd International Conference on Information Processing in Sensor Networks10.1145/3583120.3587047(219-232)Online publication date: 9-May-2023
https://dl.acm.org/doi/10.1145/3583120.3587047
Show More Cited By

Index Terms

The dual processor platform architecture: demo abstract
1. Hardware
  1. Communication hardware, interfaces and storage
  2. Emerging technologies
    1. Analysis and design of emerging devices and systems
      1. Emerging architectures
2. Networks
  1. Network types
    1. Cyber-physical networks
      1. Sensor networks

Recommendations

High-Performance and Low-Cost Dual-Thread VLIW Processor Using Weld Architecture Paradigm

This paper presents a cost-effective and high-performance dual-thread VLIW processor model. The dual-thread VLIW processor model is a low-cost subset of the Weld architecture paradigm. It supports one main thread and one speculative thread running ...
The Superthreaded Processor Architecture

The common single-threaded execution model limits processors to exploiting only the relatively small amount of instruction-level parallelism available in application programs. The superthreaded processor, on the other hand, is a concurrent multithreaded ...
A design of EPIC type processor based on MIPS architecture
Abstract
This paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

IPSN '19: Proceedings of the 18th International Conference on Information Processing in Sensor Networks

April 2019

365 pages

ISBN:9781450362849

DOI:10.1145/3302506

General Chair:
Rasit Eskicioglu
University of Manitoba, Canada
,
Program Chairs:
Luca Mottola
Politecnico di Milano, Italy
,
Bodhi Priyantha
Microsoft Research

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

In-Cooperation

IEEE-SPS: Signal Processing Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 April 2019

Check for updates

Author Tags

Qualifiers

Demonstration

Funding Sources

nano-tera.ch

Conference

IPSN '19

Sponsor:

SIGBED

IPSN '19: The 18th International Conference on Information Processing in Sensor Networks

April 16 - 18, 2019

Quebec, Montreal, Canada

Acceptance Rates

IPSN '19 Paper Acceptance Rate 25 of 91 submissions, 27%;

Overall Acceptance Rate 143 of 593 submissions, 24%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
169
Total Downloads

Downloads (Last 12 months)13
Downloads (Last 6 weeks)0

Reflects downloads up to 09 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Stricker NHora JGomez AThiele L(2023)Energy-Efficient Bootstrapping in Multi-hop Harvesting-Based Networks2023 18th Wireless On-Demand Network Systems and Services Conference (WONS)10.23919/WONS57325.2023.10062242(1-8)Online publication date: 30-Jan-2023
https://doi.org/10.23919/WONS57325.2023.10062242
Baddeley MBoano CEscobar-Molero ALiu YMa XMarot VRaza URömer KSchuss MStanoev A(2023)Understanding Concurrent Transmissions: The Impact of Carrier Frequency Offset and RF Interference on Physical Layer PerformanceACM Transactions on Sensor Networks10.1145/360443020:1(1-39)Online publication date: 10-Jun-2023
https://dl.acm.org/doi/10.1145/3604430
Biri ADa Forno RKuonen TMager FZimmerling MThiele L(2023)Hydra: Concurrent Coordination for Fault-tolerant NetworkingProceedings of the 22nd International Conference on Information Processing in Sensor Networks10.1145/3583120.3587047(219-232)Online publication date: 9-May-2023
https://dl.acm.org/doi/10.1145/3583120.3587047
Trüb RDa Forno RBiri ABeutel JThiele L(2023)LSR: Energy-Efficient Multi-Modulation Communication for Inhomogeneous Wireless IoT NetworksACM Transactions on Internet of Things10.1145/35793664:2(1-36)Online publication date: 10-Jan-2023
https://dl.acm.org/doi/10.1145/3579366
Deng TCrookes DWoods RSiddiqui F(2022)A Soft Coprocessor Approach for Developing Image and Video Processing Applications on FPGAsJournal of Imaging10.3390/jimaging80200428:2(42)Online publication date: 11-Feb-2022
https://doi.org/10.3390/jimaging8020042
Rufer LStricker NDa Forno RThiele LGomez A(2022)Demo Abstract: DPP3e: A Harvesting-based Dual Processor Platform for Advanced Indoor Environmental Sensing2022 21st ACM/IEEE International Conference on Information Processing in Sensor Networks (IPSN)10.1109/IPSN54338.2022.00048(495-496)Online publication date: May-2022
https://doi.org/10.1109/IPSN54338.2022.00048
Biri AForno RGsell TGatschet TBeutel JThiele L(2021)STeCProceedings of the 19th ACM Conference on Embedded Networked Sensor Systems10.1145/3485730.3485951(274-287)Online publication date: 15-Nov-2021
https://dl.acm.org/doi/10.1145/3485730.3485951
Trüb RDa Forno RDaschinger LBiri ABeutel JThiele L(2021)Non-Intrusive Distributed Tracing of Wireless IoT Devices with the FlockLab 2 TestbedACM Transactions on Internet of Things10.1145/34802483:1(1-31)Online publication date: 27-Oct-2021
https://dl.acm.org/doi/10.1145/3480248
Baddeley MBoano CEscobar-Molero ALiu YMa XRaza URomer KSchus MStanoev A(2020)The Impact of the Physical Layer on the Performance of Concurrent Transmissions2020 IEEE 28th International Conference on Network Protocols (ICNP)10.1109/ICNP49622.2020.9259407(1-12)Online publication date: 13-Oct-2020
https://doi.org/10.1109/ICNP49622.2020.9259407
Jacob RBoano CRaza UZimmerling MThiele LZimmerling M(2019)Towards a methodology for experimental evaluation in low-power wireless networkingProceedings of the 2nd Workshop on Benchmarking Cyber-Physical Systems and Internet of Things10.1145/3312480.3313173(18-23)Online publication date: 15-Apr-2019
https://dl.acm.org/doi/10.1145/3312480.3313173

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

High-Performance and Low-Cost Dual-Thread VLIW Processor Using Weld Architecture Paradigm

The Superthreaded Processor Architecture

A design of EPIC type processor based on MIPS architecture