Cited By
View all- Niu ZSun YDu QChen L(2024)Performance Analysis of Different Processor Architectures Applied to CMP Process Modeling Acceleration2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10617797(592-599)Online publication date: 10-May-2024
- Francisco LDavis WFranzon P(2023)A Deep Transfer Learning Design Rule Checker With Synthetic TrainingIEEE Design & Test10.1109/MDAT.2022.316278640:1(77-84)Online publication date: Feb-2023
- He ZZuo YJiang JZheng HMa YYu B(2023)OpenDRC: An Efficient Open-Source Design Rule Checking Engine with Hierarchical GPU Acceleration2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10247734(1-6)Online publication date: 9-Jul-2023
- Show More Cited By