More Web Proxy on the site http://driver.im/

research-article

Breaking POps/J Barrier with Analog Multiplier Circuits Based on Nonvolatile Memories

Authors:

M. Reza Mahmoodi,

Dmitri StrukovAuthors Info & Claims

ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and Design

Article No.: 39, Pages 1 - 6

https://doi.org/10.1145/3218603.3218613

Published: 23 July 2018 Publication History

Abstract

Low-to-medium resolution analog vector-by-matrix multipliers (VMMs) offer a remarkable energy/area efficiency as compared to their digital counterparts. Still, the maximum attainable performance in analog VMMs is often bounded by the overhead of the peripheral circuits. The main contribution of this paper is the design of novel sensing circuitry which improves energy-efficiency and density of analog multipliers. The proposed circuit is based on translinear Gilbert cell, which is topologically combined with a floating nonlinear resistor and a low-gain amplifier. Several compensation techniques are employed to ensure reliability with respect to process, temperature, and supply voltage variations. As a case study, we consider implementation of couple-gate current-mode VMM with embedded split-gate NOR flash memory. Our simulation results show that a 4-bit 100x100 VMM circuit designed in 55 nm CMOS technology achieves the record-breaking performance of 3.63 POps/J.

References

[1]

E. H. Lee, and S. S. Wong, "Analysis and design of a passive switched-capacitor matrix multiplier for approximate computing", IEEE JSSC, vol. 52, pp. 261--271, 2017.

[2]

X. Guo et al., "Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology", in: Proc. IEDM'17, San Francisco, CA, Dec. 2017, pp. 6--5.

[3]

M. Hu et al., "Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication", in: Proc. DAC'16, Austin, TX, June 2016, pp. 19--25.

Digital Library

[4]

C. Mead, Analog VLSI and Neural Systems, Addison-Wesley, 1989.

Digital Library

[5]

B. Degnan, B. Marr, and J. Hasler, "Assessing trends in performance per watt for signal processing applications", IEEE Trans. VLSI, vol. 24, pp. 58--66, 2016.

[6]

J. Hasler and B. Marr, "Finding a roadmap to achieve large neuromorphic hardware systems", Frontiers in Neuroscience, vol. 7, art.118, 2013.

[7]

C. Li et al., "Analogue signal and image processing with large memristor crossbars", Nature Electronics, vol. 52, pp. 52--59, 2018.

[8]

S. Ramakrishnan and J. Hasler, "Vector-matrix multiply and winner-take-all as an analog classifier", IEEE Trans. VLSI, vol. 22, pp. 353--361, 2014.

Digital Library

[9]

M. R. Mahmoodi and D.B. Strukov, "An ultra-low energy internally analog, externally digital vector-matrix multiplier circuit based on NOR flash memory technology", in: Proc. DAC'18, San Francisco, CA, June 2018 (accepted).

Digital Library

[10]

X. Guo et al., "Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells", in: Proc. CICC '17, Austin, TX, Apr.-May 2017, pp. 1--4.

[11]

L. Fick et al., "Analog in-memory subthreshold deep neural network accelerator", in: Proc. CICC'17, Austin, TX, Apr.-May 2017, pp. 1--4.

[12]

R. D'Angelo et al., "A time-mode translinear principle for nonlinear analog computation", IEEE TCAS-I, vol. 62, pp. 2187--2195, 2015.

[13]

D. Miyashita et al., "Time-domain neural network: A 48.5 TSOp/s/W neuromorphic chip optimized for deep learning and CMOS technology", in: Proc. A-SSCC'16, Toyama, Japan, Nov. 2016, pp. 25--28.

[14]

S. Joshi et al., "21.7 2pJ/MAC 14b 8x8 linear transform mixed-signal spatial filter in 65nm CMOS with 84dB interference suppression", in: Proc. ISSCC'17, San Francisco, CA, Feb. 2017, pp. 364--365.

[15]

M. Bavandpour, M. R. Mahmoodi, and D. B. Strukov, "Energy-efficient time-domain vector-by-matrix multiplier for neurocomputing and beyond", ArXiv:1711.10673, 2018.

[16]

J. Binas et al., "Precise deep neural network computation on imprecise low-power analog hardware", ArXiv:1606.07786, 2016.

[17]

A. S. Sedra, and K. C. Smith, "A second-generation current conveyor and its applications", IEEE Trans. Circ. Theory, vol. 17, pp. 132--134, 1970.

[18]

K. N. Salama, and A. M. Soliman, "CMOS operational transresistance amplifier for analog signal processing", Microelectronics Journal, vol. 30, pp. 235--245, 1990.

[19]

E. Brunn, "CMOS high speed, high precision current conveyor and current feedback amplifier structures", Int. Journal of Electronics, vol. 74, pp. 93--100, 1993.

[20]

B. Calvo et al., "High-speed high-precision CMOS current conveyor", Analog Integrated Circuits and Signal Processing, vol. 34, pp. 265--269, 2003.

Digital Library

[21]

F. Merrikh Bayat et al., "Model-based high-precision tuning of NOR flash memory cells for analog computing applications", in: Proc. DRC'16, Newark, DE, June 2016, pp. 1--2.

[22]

X. Yang et al., "Impact of P/E cycling on read current fluctuation of NOR Flash memory cell: A microscopic perspective based on low frequency noise analysis", in: Proc. IRPS'15, Monterey, CA, Apr. 2015, pp. 5B-7.

Cited By

Mahmoodi MVincent ANili HStrukov D(2020)Intrinsic Bounds for Computing Precision in Memristor-Based Vector-by-Matrix MultipliersIEEE Transactions on Nanotechnology10.1109/TNANO.2020.299249319(429-435)Online publication date: 2020
https://doi.org/10.1109/TNANO.2020.2992493
Larimian SMahmoodi MStrukov D(2020)Lightweight Integrated Design of PUF and TRNG Security Primitives Based on eFlash Memory in 55-nm CMOSIEEE Transactions on Electron Devices10.1109/TED.2020.297663267:4(1586-1592)Online publication date: Apr-2020
https://doi.org/10.1109/TED.2020.2976632
Mahmoodi MNili HLarimian SGuo XStrukov D(2019)ChipSecureProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3324890(1-6)Online publication date: 2-Jun-2019
https://dl.acm.org/doi/10.1145/3316781.3324890
Show More Cited By

Breaking POps/J Barrier with Analog Multiplier Circuits Based on Nonvolatile Memories
1. Hardware

Recommendations

An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology
DAC '18: Proceedings of the 55th Annual Design Automation Conference

Vector-matrix multiplication (VMM) is a core operation in many signal and data processing algorithms. Previous work showed that analog multipliers based on nonvolatile memories have superior energy efficiency as compared to digital counterparts at low-...
Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing

This brief presents two original implementations of improved accuracy current-mode multiplier/divider circuits. Besides the advantage of their simplicity, these original multiplier/divider structures present the advantage of very small linearity errors ...
Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier

This work presents and validates the design of a four-quadrant analog multiplier based on the bulk-driven technique. Using the source---gate as well as the bulk---source voltages of a PMOS transistor as input ports, the multiplication task can be ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and Design

July 2018

327 pages

ISBN:9781450357043

DOI:10.1145/3218603

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 July 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

ISLPED '18

Sponsor:

SIGDA

ISLPED '18: International Symposium on Low Power Electronics and Design

July 23 - 25, 2018

WA, Seattle, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
232
Total Downloads

Downloads (Last 12 months)17
Downloads (Last 6 weeks)1

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Mahmoodi MVincent ANili HStrukov D(2020)Intrinsic Bounds for Computing Precision in Memristor-Based Vector-by-Matrix MultipliersIEEE Transactions on Nanotechnology10.1109/TNANO.2020.299249319(429-435)Online publication date: 2020
https://doi.org/10.1109/TNANO.2020.2992493
Larimian SMahmoodi MStrukov D(2020)Lightweight Integrated Design of PUF and TRNG Security Primitives Based on eFlash Memory in 55-nm CMOSIEEE Transactions on Electron Devices10.1109/TED.2020.297663267:4(1586-1592)Online publication date: Apr-2020
https://doi.org/10.1109/TED.2020.2976632
Mahmoodi MNili HLarimian SGuo XStrukov D(2019)ChipSecureProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3324890(1-6)Online publication date: 2-Jun-2019
https://dl.acm.org/doi/10.1145/3316781.3324890
Klachko MMahmoodi MStrukov D(2019)Improving Noise Tolerance of Mixed-Signal Neural Networks2019 International Joint Conference on Neural Networks (IJCNN)10.1109/IJCNN.2019.8851966(1-8)Online publication date: Jul-2019
https://doi.org/10.1109/IJCNN.2019.8851966
Bavandpour MMahmoodi MNili HBayat FPrezioso MVincent AStrukov DLikharev K(2018)Mixed-Signal Neuromorphic Inference Accelerators: Recent Results and Future Prospects2018 IEEE International Electron Devices Meeting (IEDM)10.1109/IEDM.2018.8614659(20.4.1-20.4.4)Online publication date: Dec-2018
https://doi.org/10.1109/IEDM.2018.8614659

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents