research-article

Fusion: The Dawn of the Hyperconvergence Era in EDA

Author:

Shankar KrishnamoorthyAuthors Info & Claims

ISPD '19: Proceedings of the 2019 International Symposium on Physical Design

Page 1

https://doi.org/10.1145/3299902.3311060

Published: 04 April 2019 Publication History

Get Access

Abstract

Hyperconvergence is a software-centric architecture which has disrupted the datacenter industry in a dramatic way by bringing the disparate areas of compute, storage and networking into a single system. A hyperconverged system allows the integrated technologies to be managed as a single system through a common tool set. By overcoming the barriers to change and progress created by traditional silos, the hyperconverged infrastructures have been delivering major benefits in terms of power consumption, performance and total cost of ownership.

This talk will explore how the concepts of hyperconvergence can be translated and applied to the Electronic Design Automation industry and in particular IC implementation to deliver unique benefits to the users. The fusion of technologies and convergence of flows can enable unprecedented improvements in chip performance, power consumption, die-area, total throughput and cost of results for high-end digital designs. Bringing disparate areas like logic synthesis, IC layout, test and sign-off analysis into a single unified hyperconverged architecture promises to elevate IC design results and productivity to the next level.

Recommendations

IR-drop aware design & technology co-optimization for N5 node with different device and cell height options
ICCAD '17: Proceedings of the 36th International Conference on Computer-Aided Design

In this paper we propose a novel Design-Technology Co-Optimization (DTCO) framework that enables PDK generation and design implementation of sub-10nm technology nodes. The framework allows to study the impact of different technology options at design ...
Modeling subthreshold SOI logic for static timing analysis

A simple, yet realistic physics-based model is introduced to describe the subthreshold drain current of a MOSFET taking into account the body-and drain-voltage dependencies, including the short channel effects. This model, verified by SPICE simulations, ...
Technology Inflection Points
ISPD '16: Proceedings of the 2016 on International Symposium on Physical Design

Transistor design is becoming exciting again. FinFETs will take us to 7nm technology node. Beyond that, we tailor semiconductor bandstructure to optimize transistor behavior. Quantum transport analysis of transistors scaled from 10nm to 2nm design rules ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISPD '19: Proceedings of the 2019 International Symposium on Physical Design

April 2019

164 pages

ISBN:9781450362535

DOI:10.1145/3299902

General Chair:
Ismail Bustany
Xilinx Inc.
,
Program Chair:
William Swartz
TimberWolf Systems Inc. & University of Texas at Dallas

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 April 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ISPD '19

Sponsor:

SIGDA

ISPD '19: International Symposium on Physical Design

April 14 - 17, 2019

CA, San Francisco, USA

Acceptance Rates

ISPD '19 Paper Acceptance Rate 12 of 25 submissions, 48%;

Overall Acceptance Rate 62 of 172 submissions, 36%

Upcoming Conference

ISPD '25

Sponsor:
sigda

International Symposium on Physical Design

March 16 - 19, 2025

Austin , TX , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
96
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Jan 2025

Other Metrics

View Author Metrics

Citations

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Recommendations

IR-drop aware design & technology co-optimization for N5 node with different device and cell height options

Modeling subthreshold SOI logic for static timing analysis

Technology Inflection Points