Article

Free access

Statistically optimized asynchronous barrel shifters for variable length codecs

Authors:

Peter A. Beerel,

Sangyun Kim,

Pei-Chuan Yeh,

Kyeounsoo KimAuthors Info & Claims

ISLPED '99: Proceedings of the 1999 international symposium on Low power electronics and design

Pages 261 - 263

https://doi.org/10.1145/313817.313940

Published: 17 August 1999 Publication History

PDF eReader

References

[1]

S. Ftotem, K. Stevens, R. Ginosar, P. Beerel, C. Myers, K. Yun, Ft. Kol, C. Dike, M. Roncken, and B. Agapiev. Rappid: An asynchronous instruction length decoder. In ASYNC. Apr. 1999.

Google Scholar

[2]

K. P. Acken, M. J. Irwin, and R. M. Owens. Power comparisons for barrel shifters. In ISLPED, pp. 209-212, 1996.

Digital Library

Google Scholar

[3]

R. Pereira. Fully pipelined TSPC barrel shifter for highspeed applications. IEEE Journal of Solid-State Circuits, pp. 686-690, June 1995.

Crossref

Google Scholar

[4]

G. M. Tharakan and S. M. Kang. A new design of a fast barrel switch network, iEEE Journal of Solid-State Circuits, pp. 217-221, Feb. 1992.

Google Scholar

[5]

S.-J. Yih, M. Cheng, and W.-S. Feng. Multilevel barrel shifter for CORDIC design. IEE Electronic Letters, pp. 1178-1179, June 1996.

Crossref

Google Scholar

[6]

S.-M. Lei and M.-T. Sun. An entropy coding system for digital HDTV applications. IEEE Trans. on Video Technologgt, pp. 147-155, Mar. 1991.

Google Scholar

[7]

S. Cho, T. Xanthopoulos, and A. Chandrakasan. A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning. IEEE Trans. on VLSI Systems, vol 7., no. 2, pp. 249-257., June 1999.

Digital Library

Google Scholar

[8]

C.-H. Lin and C.-W. Jen. Low power parallel huffman decoding. IEE Electronic Letters, pp. 240-241, Feb. 1998.

Crossref

Google Scholar

[9]

S. M. Nowick, K. Y. Yun, and P. A. Beerel. Speculative completion for the design of high-performance asynchronous dynamic adders. In ASYNC. Apr. 1997.

Digital Library

Google Scholar

[10]

M. Benes, S. M. Nowick, and A. Wolfe. A fast asynchronous Huffman decoder for compressed-code embedded processors. In AS YNC, Apr. 1998.

Digital Library

Google Scholar

Cited By

View all

Srivastava PChung E(2022)An Asynchronous Bundled-Data Barrel Shifter Design That Incorporates a Deterministic Completion Detection TechniqueIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2021.312685369:3(1667-1671)Online publication date: Mar-2022
https://doi.org/10.1109/TCSII.2021.3126853
Srivastava PSrivastava P(2022)Case Studies: Barrel Shifter and Binary AddersCompletion Detection in Asynchronous Circuits10.1007/978-3-031-18397-3_4(45-58)Online publication date: 16-Sep-2022
https://doi.org/10.1007/978-3-031-18397-3_4
Srivastava PSrivastava P(2022)Completion Detection Schemes for Asynchronous Design StyleCompletion Detection in Asynchronous Circuits10.1007/978-3-031-18397-3_3(29-44)Online publication date: 16-Sep-2022
https://doi.org/10.1007/978-3-031-18397-3_3
Show More Cited By

Index Terms

Statistically optimized asynchronous barrel shifters for variable length codecs
1. Applied computing
  1. Physical sciences and engineering
    1. Electronics
2. Hardware

Recommendations

Design procedures and NML cost analysis of reversible barrel shifters optimizing garbage and ancilla lines

Reversible computing generates a unique output from each input and vice versa. In addition, conservative reversible logic is useful to design ultra-low-power nanocomputing circuits, circuits for quantum computing, and nanocircuits that are testable in ...
A study of decimal left shifters for binary numbers

The importance of decimal floating-point (DFP) arithmetic has been growing in the last years, and specifications for it are included in the revised IEEE 754 Standard for Floating-Point Arithmetic (IEEE 754-2008). IEEE 754-2008 specifies a binary ...
Optimized reversible binary-coded decimal adders

Babu and Chowdhury [H.M.H. Babu, A.R. Chowdhury, Design of a compact reversible binary coded decimal adder circuit, Journal of Systems Architecture 52 (5) (2006) 272-282] recently proposed, in this journal, a reversible adder for binary-coded decimals. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISLPED '99: Proceedings of the 1999 international symposium on Low power electronics and design

August 1999

295 pages

ISBN:158113133X

DOI:10.1145/313817

Chairmen:
Farid N. Najim
Univ. of Illinois at Urbana-Champaign
,
Jason Cong
UCLA
,
David Blaauw
Motorola

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 August 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISLPED99

Sponsor:

SIGDA
IEEE-CAS

ISLPED99: International Symposium on Low Power Electronics and Design

August 16 - 17, 1999

California, San Diego, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
316
Total Downloads

Downloads (Last 12 months)41
Downloads (Last 6 weeks)7

Reflects downloads up to 17 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Srivastava PChung E(2022)An Asynchronous Bundled-Data Barrel Shifter Design That Incorporates a Deterministic Completion Detection TechniqueIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2021.312685369:3(1667-1671)Online publication date: Mar-2022
https://doi.org/10.1109/TCSII.2021.3126853
Srivastava PSrivastava P(2022)Case Studies: Barrel Shifter and Binary AddersCompletion Detection in Asynchronous Circuits10.1007/978-3-031-18397-3_4(45-58)Online publication date: 16-Sep-2022
https://doi.org/10.1007/978-3-031-18397-3_4
Srivastava PSrivastava P(2022)Completion Detection Schemes for Asynchronous Design StyleCompletion Detection in Asynchronous Circuits10.1007/978-3-031-18397-3_3(29-44)Online publication date: 16-Sep-2022
https://doi.org/10.1007/978-3-031-18397-3_3
Srivastava PChung EOzana S(2020)Asynchronous Floating-Point Adders and Communication Protocols: A SurveyElectronics10.3390/electronics91016879:10(1687)Online publication date: 15-Oct-2020
https://doi.org/10.3390/electronics9101687
Shamsujjoha MHossain FAli MBabu H(2015)Optimized fault tolerant designs of the reversible barrel shifters using low power MOS transistorsJournal of Computational Electronics10.1007/s10825-015-0707-z14:3(726-746)Online publication date: 4-Jun-2015
https://doi.org/10.1007/s10825-015-0707-z
Syed ZNoore A(2008)Performance optimization to alleviate I/O constraints in designing large FPGA shiftersIEICE Electronics Express10.1587/elex.5.295:1(29-34)Online publication date: 2008
https://doi.org/10.1587/elex.5.29
Das SKhatri S(2008)A Timing-Driven Approach to Synthesize Fast Barrel ShiftersIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2007.90895155:1(31-35)Online publication date: Jan-2008
https://doi.org/10.1109/TCSII.2007.908951
Sima MMcGuire MMiller S(2008)Reconfigurable array for transcendental functions calculation2008 International Conference on Field-Programmable Technology10.1109/FPT.2008.4762365(49-56)Online publication date: Dec-2008
https://doi.org/10.1109/FPT.2008.4762365
Miller SSima MMcGuire M(2008)Transcedental functions on a shift-enabled reconfigurable device: CORDIC as a case-study2008 42nd Asilomar Conference on Signals, Systems and Computers10.1109/ACSSC.2008.5074736(1795-1799)Online publication date: Oct-2008
https://doi.org/10.1109/ACSSC.2008.5074736
Das SKhatri S(2007)Timing-driven decomposition of a fast barrel shifter2007 50th Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2007.4488648(574-577)Online publication date: Aug-2007
https://doi.org/10.1109/MWSCAS.2007.4488648
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Design procedures and NML cost analysis of reversible barrel shifters optimizing garbage and ancilla lines

A study of decimal left shifters for binary numbers

Optimized reversible binary-coded decimal adders