poster

Free access

CacheP4: A Behavior-level Caching Mechanism for P4

Authors:

Zijun Ma,

Jun Bi,

Cheng Zhang,

Yu Zhou,

Abdul Basit DogarAuthors Info & Claims

SIGCOMM Posters and Demos '17: Proceedings of the SIGCOMM Posters and Demos

Pages 108 - 110

https://doi.org/10.1145/3123878.3132003

Published: 22 August 2017 Publication History

PDF eReader

References

[1]

Pat Bosshart, Dan Daly, Glen Gibb, Martin Izzard, Nick McKeown, Jennifer Rexford, Cole Schlesinger, Dan Talayco, Amin Vahdat, George Varghese, and David Walker. P4: Programming protocol-independent packet processors. SIGCOMM Comput. Commun. Rev., 44(3):87--95, July 2014.

Digital Library

Google Scholar

[2]

Barefoot Networks. P4 behavioral model. Website. https://github.com/p4lang/behavioral-model.

Google Scholar

[3]

Cachep4 test cases. Website. https://github.com/mzj14/CacheP4-Test.

Google Scholar

[4]

P4 Language Consortium. P4 switch. Website. https://github.com/p4lang/switch.

Google Scholar

Cited By

View all

Lin JFeng TZhou NGao XJiang S(2024)A Chained Forwarding Mechanism for Large MessagesAlgorithms and Architectures for Parallel Processing10.1007/978-981-97-0834-5_12(187-203)Online publication date: 12-Mar-2024
https://doi.org/10.1007/978-981-97-0834-5_12
Akarte HYadav D(2023)Packet processing and data plane program verification: A survey with tools, techniques, and challengesInternational Journal of Communication Systems10.1002/dac.555436:14Online publication date: 14-Jun-2023
https://doi.org/10.1002/dac.5554
Liu ZLv GWang JYang X(2022)A Programmable SRv6 Processor for SFCElectronics10.3390/electronics1118292011:18(2920)Online publication date: 15-Sep-2022
https://doi.org/10.3390/electronics11182920
Show More Cited By

Index Terms

CacheP4: A Behavior-level Caching Mechanism for P4
1. Networks
  1. Network services
    1. Programmable networks

Recommendations

Unleashing the Power of FPGAs as Programmable Switches
FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

The P4 language and the PISA architecture have revolutionized the field of networking. Thanks to P4 and PISA, new networking applications and protocols can be rapidly evaluated on high performance switches. While P4 allows the expression of a wide range ...
P4-Compatible High-Level Synthesis of Low Latency 100 Gb/s Streaming Packet Parsers in FPGAs
FPGA '18: Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Packet parsing is a key step in SDN-aware devices. Packet parsers in SDN networks need to be both reconfigurable and fast, to support the evolving network protocols and the increasing multi-gigabit data rates. The combination of packet processing ...
P4-To-VHDL

Automatic generation of parser and deparser blocks capable to process traffic at speed of 100Gbps.Protocol independent (can be used not only in computer networks).Easy implementation of the final application because both modules (parser and deparser) ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

SIGCOMM Posters and Demos '17: Proceedings of the SIGCOMM Posters and Demos

August 2017

158 pages

ISBN:9781450350570

DOI:10.1145/3123878

Co-chairs:
Jeff Burke
UCLA
,
Matthias Wählisch
Freie Universität Berlin
,
Nicholas Zhang
Huawei Technologies, China
,
David Meyer
University of Oregon/Brocade
,
Puneet Sharma
Hewlett Packard Labs

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 August 2017

Check for updates

Author Tags

Qualifiers

Poster
Research
Refereed limited

Funding Sources

National Science Foundation of China
National Key R&D Program of China

Conference

SIGCOMM '17

Sponsor:

SIGCOMM

SIGCOMM '17: ACM SIGCOMM 2017 Conference

August 22 - 24, 2017

CA, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 92 of 158 submissions, 58%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
589
Total Downloads

Downloads (Last 12 months)91
Downloads (Last 6 weeks)6

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Lin JFeng TZhou NGao XJiang S(2024)A Chained Forwarding Mechanism for Large MessagesAlgorithms and Architectures for Parallel Processing10.1007/978-981-97-0834-5_12(187-203)Online publication date: 12-Mar-2024
https://doi.org/10.1007/978-981-97-0834-5_12
Akarte HYadav D(2023)Packet processing and data plane program verification: A survey with tools, techniques, and challengesInternational Journal of Communication Systems10.1002/dac.555436:14Online publication date: 14-Jun-2023
https://doi.org/10.1002/dac.5554
Liu ZLv GWang JYang X(2022)A Programmable SRv6 Processor for SFCElectronics10.3390/electronics1118292011:18(2920)Online publication date: 15-Sep-2022
https://doi.org/10.3390/electronics11182920
Parizotto RCastanheira LRibeiro RZembruzki LJacobs AGranville LSchaeffer-Filho A(2020)ShadowFS: Speeding-up Data Plane Monitoring and Telemetry using P4ICC 2020 - 2020 IEEE International Conference on Communications (ICC)10.1109/ICC40277.2020.9148954(1-6)Online publication date: Jun-2020
https://doi.org/10.1109/ICC40277.2020.9148954
He WYao HMai TGuizani M(2020)Programmable Switch Aided Content Popularity Prediction and Caching Strategy2020 3rd International Conference on Hot Information-Centric Networking (HotICN)10.1109/HotICN50779.2020.9350795(188-193)Online publication date: 12-Dec-2020
https://doi.org/10.1109/HotICN50779.2020.9350795
Feng WTan XJin Y(2019)Implementing ICN over P4 in HTTP Scenario2019 2nd International Conference on Hot Information-Centric Networking (HotICN)10.1109/HotICN48464.2019.9063219(37-43)Online publication date: Dec-2019
https://doi.org/10.1109/HotICN48464.2019.9063219
Shah RShirke ATrehan AVutukuru MKulkarni P(2018)pcube: Primitives for Network Data Plane Programming2018 IEEE 26th International Conference on Network Protocols (ICNP)10.1109/ICNP.2018.00060(430-435)Online publication date: Sep-2018
https://doi.org/10.1109/ICNP.2018.00060

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Unleashing the Power of FPGAs as Programmable Switches

P4-Compatible High-Level Synthesis of Low Latency 100 Gb/s Streaming Packet Parsers in FPGAs

P4-To-VHDL