More Web Proxy on the site http://driver.im/

research-article

OpF-STM: Optimized Persistent Overhead Fail-safety Software Transactional Memory in Non-volatile Memory

Authors:

Youjip WonAuthors Info & Claims

ICIIT '18: Proceedings of the 2018 International Conference on Intelligent Information Technology

Pages 54 - 58

https://doi.org/10.1145/3193063.3193076

Published: 26 February 2018 Publication History

Abstract

Non-volatile memory is emerged such as PCM and 3D XPoint. With the advent of Non-volatile memory, Software platforms have also been developed to manage Non-volatile memory areas. Recently those platforms support PTM system(Persistent transactional memory) which provides transaction system and guarantee crash-consistency of transaction at the main memory level. For ensuring crash-consistency of transaction, PTM system should use frequently hardware-instruction. Because ensuring persistent boundary has been changed volatile memory/storage to volatile cache/Non-volatile memory. This has a huge adverse effect on PTM system. In this paper, we propose a three techniques. Append-only dynamic log can support compact and dynamic log area. Lazy and bulk persistence aggressively delay persistence phase to commit phase. Non temporal persistence can provide enhanced memory copy function. Above techniques aim to reduce persistent overhead as many as possible. Our result shows that those techniques can enhance averagely 117% / 140% transaction performance.

References

[1]

Qureshi, M.K., Srinivasan, V., and Rivers, J.A. Scalable high performance main memory system using phase-change memory technology. Proceedings of the 36th annual international symposium on Computer architecture - ISCA 09, (2009).

Digital Library

[2]

Intel and Micron. Intel and micron produce breakthrough memory technology, 2015. https://newsroom.intel.com/news-releases/

[3]

Coburn, J., Caulfield, A.M., Akel, A., et al. NV-Heaps: Making persistent objects fast and safe with next-generation, non-volatile memories. ACM SIGPLAN Notices 47, 4 (2012), 105.

Digital Library

[4]

Giles, E.R., Doshi, K., and Varman, P. SoftWrAP: A lightweight framework for transactional support of storage class memory. 2015 3 1st Symposium on Mass Storage Systems and Technologies (MSST), (2015).

[5]

Hu, Q., Ren, J., Badam, A., Mosciboroda, T,. Log Structured Non-Volatile Main Memory. In Proceedings of 2017 USENIX Annual Technical Conference (USENIX ATC), (2017)

Digital Library

[6]

Hwang, T., Jung, J. and Won, Y. 2014. HEAPO: Heap-Based Persistent Object Store. ACM Transactions on Storage. 11, 1 (2014), 1--21.

Digital Library

[7]

Intel, The NVM Library. http://pmem.io/, 2016.

[8]

Liu, M., Zhang, M., Chen, K., Qian, X., Wu, Y., Zheng, W. and Ren, J. 2017. DudeTM: Building Durable Transactions with Decoupling for Persistent Memory. ACM SIGOPS Operating Systems Review. 51, 2 (Apr. 2017), 329--343.

Digital Library

[9]

Lu, Y., Shu, J., and Sun, L. Blurred persistence in transactional persistent memory. 2015 31st Symposium on Mass Storage Systems and Technologies (MSST), (2015).

[10]

Volos, H., Tack, A.J., and Swift, M.M.Mnemosyne: Lightweight Persistent Memory. ACM SIGPLAN Notices 47, 4 (2012), 91

Digital Library

[11]

Pillai T S, Chidambaram V, Alagappan R, Al-Kiswany S, Arpaci-Dusseau AC, Arpaci-DusseauRH. Crash consistency. Communications of the ACM, 2015, 58(10): 46--51.

Digital Library

[12]

Pillai T S, Chidambaram V, Alagappan R, Al-Kiswany S, Arpaci-Dusseau AC, Arpaci-DusseauRH. Crash consistency. Communications of the ACM, 2015, 58(10): 46--51.

Digital Library

[13]

Jung, J. and Won, Y. nvramdisk: A Transactional Block Device Driver for Non-Volatile RAM. IEEE Transactions on Computers 65, 2 (2016), 589--600.

Digital Library

[14]

Shavit, N. and Touitou, D. Software transactional memory. Distributed Computing 10, 2 (1997), 99--116.

[15]

The SQLite, http://www.sqlite.org/

[16]

Felber, P., Fetzer, C., And Riegel, T. Dynamic performancetuning of word-based software transactional memory. In Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (New York, NY, USA, 2008), PPoPP '08, ACM, pp. 237--246.

Digital Library

[17]

Tinystm: A lightweight and efficient software transactional memory implementation in c

[18]

Seltzer, I, M., Ganger, R, G., McKusick, K, M., Smith, A, K., Soules, N, A, C., Stein, A, C., Journaling versus soft updates: Asynchronous meta-data protection in file systems In USENIX Annual Technical Conference, General Track (2000).

Digital Library

[19]

Ganger, G.R., Mckusick, M.K., Soules, C.A.N., and Patt, Y.N. Soft updates: a solution to the metadata update problem in file systems. ACM Transactions on Computer Systems 18, 2 (2000), 127--153.

Digital Library

[20]

Wan, H., Lu, Y., Xu, Y., and Shu, J. Empirical study of redo and undo logging in persistent memory. 2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA), (2016).

[21]

Kim, W.-H., Kim, J., Baek, W., Nam, B., and Won, Y. NVWAL: Exploiting NVRAM in Write-Ahead-Logging. ACM SIGOPS Operating Systems Review 50, 2 (2016), 385--398. Seltzer, M. I., Ganger, G. R., Mckusick, M. K., Smith, K. A., Soules, C. A., and Stein, C. A.

Digital Library

[22]

Scherer, W.N. and Scott, M.L. Advanced contention management for dynamic software transactional memory. Proceedings of the twenty-fourth annual ACM SIGACT-SIGOPS symposium on Principles of distributed computing - PODC 05, (2005).

Digital Library

Cited By

Lin KLi YJian DHu SLi D(2021)Vmemcpy: Parallelizing Memory Copy with Multi-core in the CloudIEEE INFOCOM 2021 - IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS)10.1109/INFOCOMWKSHPS51825.2021.9484472(1-6)Online publication date: 10-May-2021
https://doi.org/10.1109/INFOCOMWKSHPS51825.2021.9484472

Index Terms

OpF-STM: Optimized Persistent Overhead Fail-safety Software Transactional Memory in Non-volatile Memory
1. Information systems
  1. Information systems applications
    1. Mobile information processing systems

Recommendations

Mellow writes: extending lifetime in resistive memories through selective slow write backs
ISCA'16

Emerging resistive memory technologies, such as PCRAM and ReRAM, have been proposed as promising replacements for DRAM-based main memory, due to their better scalability, low standby power, and non-volatility. However, limited write endurance is a major ...
Mellow writes: extending lifetime in resistive memories through selective slow write backs
ISCA '16: Proceedings of the 43rd International Symposium on Computer Architecture

Emerging resistive memory technologies, such as PCRAM and ReRAM, have been proposed as promising replacements for DRAM-based main memory, due to their better scalability, low standby power, and non-volatility. However, limited write endurance is a major ...
NVM duet: unified working memory and persistent store architecture
ASPLOS '14: Proceedings of the 19th international conference on Architectural support for programming languages and operating systems

Emerging non-volatile memory (NVM) technologies have gained a lot of attention recently. The byte-addressability and high density of NVM enable computer architects to build large-scale main memory systems. NVM has also been shown to be a promising ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

ICIIT '18: Proceedings of the 2018 International Conference on Intelligent Information Technology

February 2018

76 pages

ISBN:9781450363785

DOI:10.1145/3193063

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 February 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

ICIIT 2018

ICIIT 2018: 2018 International Conference on Intelligent Information Technology

February 26 - 28, 2018

Ha Noi, Viet Nam

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
70
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Lin KLi YJian DHu SLi D(2021)Vmemcpy: Parallelizing Memory Copy with Multi-core in the CloudIEEE INFOCOM 2021 - IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS)10.1109/INFOCOMWKSHPS51825.2021.9484472(1-6)Online publication date: 10-May-2021
https://doi.org/10.1109/INFOCOMWKSHPS51825.2021.9484472

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents