Quantification and Localization of Cross-Core Interference for Embedded Multi-Core Control Applications
Pages 189 - 193
Abstract
This paper presents an analysis approach to the quantification and localization of multi-core interference for applications controlling mechatronic systems. The analysis focuses on the execution of several control applications, each dedicated to one core of an embedded multi-core microprocessor. Based on timed instruction traces for the single-core execution of each application, we first extract a bus access trace under consideration of an out-of-order execution of store instructions. The bus access trace is then used to calculate the cross-core contentions for each instruction. The calculation uses time characteristics of the applications emerging from the design of the control of physical systems. The analysis approach integrates hardware-related timings to apply the analysis to a wide range of multi-core microcontrollers. Experimental results indicate accuracy between 93.83% and 99.93% of the calculated quantity of cross-core contentions. The contention data can be used to determine multi-core runtimes and build contention traces for the application execution. To reduce cross-core contentions and maintain the real-time behavior of control applications, the obtained contention information contributes to further analyses for the application design, implementation and integration processes.
References
[1]
Dasari, D., Nelis, V., Akesson, B. 2016. A framework for memory contention analysis in multi-core platforms. Real-Time Systems 52, 3 (2016).
[2]
Fernandez, G., Jalle, J., Abella, J. 2015. Increasing Confidence on Measurement-Based Contention Bounds for Real-Time Round-Robin Buses. In Proceedings of the 52nd Annual Design Automation Conference. ACM.
[3]
Fuchsen, R. 2010. How to address certification for multi-core based IMA platforms: Current status and potential solutions. In Proceedings of Digital Avionics Systems Conference. IEEE.
[4]
Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B. 2010. The Mälardalen WCET Benchmarks: Past, Present and Future. WCET 15 (2010).
[5]
Mars, J., Tang, L., Soffa, M. K. 2011. Directly characterizing cross core interference through contention synthesis. In Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers. ACM.
[6]
Vanderleest, S. H., Iyer, R. K. 1994. Measurement of I/O bus contention and correlation among heterogeneous device types in a single-bus multiprocessor system. ACM SIGARCH Computer Architecture News - Special issue on input/output in parallel computer systems 22, 4 (1994).
[7]
Wagner, E., Lehser, M., Nienhaus, M. 2015. Embedded Multi-Core Systems for the Integration of Multi-Axis Motor-Controllers for Sensorless Electrical Drives. In Proceedings of ETG/GMM-Symposium Innovative Small Drives and Micro-Motor Systems. VDE.
[8]
Zhuravlev, S., Blagodurov, S., Fedorova, A. 2010. Addressing Shared Resource Contention in Multicore Processors via Scheduling. In Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems. ACM.
Index Terms
- Quantification and Localization of Cross-Core Interference for Embedded Multi-Core Control Applications
Recommendations
Performance Gaps between OpenMP and OpenCL for Multi-core CPUs
ICPPW '12: Proceedings of the 2012 41st International Conference on Parallel Processing WorkshopsOpenCL and OpenMP are the most commonly used programming models for multi-core processors. They are also fundamentally different in their approach to parallelization. In this paper, we focus on comparing the performance of OpenCL and OpenMP. We select ...
Optimizing image processing on multi-core CPUs with Intel parallel programming technologies
The rapid advance of computer hardware and popularity of multimedia applications enable multi-core processors with sub-word parallelism instructions to become a dominant market trend in desk-top PCs as well as high end mobile devices. This paper ...
Accelerating critical section execution with asymmetric multi-core architectures
ASPLOS 2009To improve the performance of a single application on Chip Multiprocessors (CMPs), the application must be split into threads which execute concurrently on multiple cores. In multi-threaded applications, critical sections are used to ensure that only ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
February 2018
349 pages
ISBN:9781450354141
DOI:10.1145/3185089
Copyright © 2018 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
In-Cooperation
- University of Tokyo
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 08 February 2018
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
ICSCA 2018
ICSCA 2018: 2018 7th International Conference on Software and Computer Applications
February 8 - 10, 2018
Kuantan, Malaysia
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 47Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 24 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in