Article

Free access

Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing

Authors:

Supamas Sirichotiyakul,

Tim Edwards,

Chanhee Oh,

Jingyan Zuo,

Abhijit Dharchoudhury,

Rajendran Panda,

David BlaauwAuthors Info & Claims

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

Pages 436 - 441

https://doi.org/10.1145/309847.309975

Published: 01 June 1999 Publication History

PDF eReader

References

[1]

N. Rohrer, et al. "A 480MHz RISC microprocessor in a 0.12 um Left CMOS technology with copper interconnects", IEEE International Solid-State Circuits Conference, 1998.

Google Scholar

[2]

Y. Oowaki, et al., "A Sub-0.1um Circuit Design with Substrate-over-Biasing", ISSCC, page 88, February 1998.

Google Scholar

[3]

J. Kao, A. Chandrakasan, D. Antoniadis, "Transistor sizing issues and tool for multi-threshold CMOS technology", Proc. Design Automation Conference, 1997

Digital Library

Google Scholar

[4]

L.Wei, et al. "Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", 35th Design Automation Conference, 1998

Digital Library

Google Scholar

[5]

Qi Wang, et al. "Static power optimization of deep submicron CMOS circuits for dual Vt technology," ICCAD 1998.

Digital Library

Google Scholar

[6]

Z. Chen, et al. "Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks", ISLPED, 1998.

Digital Library

Google Scholar

[7]

J. Halter and EN. Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," Custom Integrated Circuit Conference, 1997.

Google Scholar

[8]

E Pant, et. al., "Device-circuit optimization for minimal energy and power consumption in CMOS random logic networks," 34th Design Automation Conference, June 1997.

Digital Library

Google Scholar

[9]

S.Ercolani, M.Favalli, M.Damiani, EOlivo, B.Ricco. "Testability Measures in Pseudorandom Testing", IEEE Trans. on CAD, 1992, v.11, n.6, pp.794-800.

Google Scholar

[10]

J.E Fishburn, et al., "TILOS: A posynomial programming approach to transistor sizing," ICCAD, Nov 1985

Google Scholar

[11]

A. Dharchoudhury, et al., "Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics," ICCAD, Nov. 1994, pp 190-194

Digital Library

Google Scholar

[12]

A. Dharchoudhury, et. al., "Transistor-level sizing and timing verification of domino circuits in the PowerPCTM microprocessor," ICCD, October 1997.

Google Scholar

Cited By

View all

Nemati APeimani MMobayen SSayyedfattahi S(2023)Adaptive terminal sliding mode controller design for cyber‐physical systems under external disturbance and actuator cyber‐attackInternational Journal of Adaptive Control and Signal Processing10.1002/acs.357737:6(1369-1388)Online publication date: 1-Jun-2023
https://dl.acm.org/doi/10.1002/acs.3577
Chakraborty TKundu SAgrawal DShinde SMathews JJames RCoskun AMargala MBehjat LHan J(2016)Leakage Power Minimization in Deep Sub-Micron Technology by Exploiting Positive Slacks of Dependent PathsProceedings of the 26th edition on Great Lakes Symposium on VLSI10.1145/2902961.2902991(365-368)Online publication date: 18-May-2016
https://dl.acm.org/doi/10.1145/2902961.2902991
Elango VRastello FPouchet LRamanujam JSadayappan P(2015)On Characterizing the Data Access Complexity of ProgramsACM SIGPLAN Notices10.1145/2775051.267701050:1(567-580)Online publication date: 14-Jan-2015
https://dl.acm.org/doi/10.1145/2775051.2677010
Show More Cited By

Index Terms

Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing
1. Hardware
  1. Electronic design automation
    1. Logic synthesis
      1. Circuit optimization

Recommendations

Effectiveness of low power dual-V_t designs in nano-scale technologies under process parameter variations
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and design

This paper explores the effectiveness of dual-V_t design under aggressive scaling of technology, which results in significant increase in all components of leakage (subthreshold, gate and junction tunneling) while having large variations in process ...
A design of low swing and multi threshold voltage based low power 12T SRAM cell

Proposed low power 12T MTCMOS based SRAM cell.Display Omitted A novel low power 12T MTCMOS based SRAM cell is proposed.Charge recycling technique used for reducing the current leakage during transition mode.Use voltage sources to reduce the dynamic ...
Leakage- and variability-conscious circuit designs for the 0.5-v nanoscale CMOS era
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design

Low-voltage scaling limitations of memory-rich CMOS LSIs are one of the major problems in the nanoscale era because they cause the evermore-serious power crisis with device scaling. The problems stem from two unscalable device parameters: The first is ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

June 1999

1000 pages

ISBN:1581131097

DOI:10.1145/309847

Editor:
Mary Jane Irwin

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC99

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC99: The 36th ACM/IEEE-CAS/EDAC Design Automation Conference

June 21 - 25, 1999

Louisiana, New Orleans, USA

Acceptance Rates

DAC '99 Paper Acceptance Rate 154 of 451 submissions, 34%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

72
Total Citations
View Citations
661
Total Downloads

Downloads (Last 12 months)48
Downloads (Last 6 weeks)10

Reflects downloads up to 05 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Nemati APeimani MMobayen SSayyedfattahi S(2023)Adaptive terminal sliding mode controller design for cyber‐physical systems under external disturbance and actuator cyber‐attackInternational Journal of Adaptive Control and Signal Processing10.1002/acs.357737:6(1369-1388)Online publication date: 1-Jun-2023
https://dl.acm.org/doi/10.1002/acs.3577
Chakraborty TKundu SAgrawal DShinde SMathews JJames RCoskun AMargala MBehjat LHan J(2016)Leakage Power Minimization in Deep Sub-Micron Technology by Exploiting Positive Slacks of Dependent PathsProceedings of the 26th edition on Great Lakes Symposium on VLSI10.1145/2902961.2902991(365-368)Online publication date: 18-May-2016
https://dl.acm.org/doi/10.1145/2902961.2902991
Elango VRastello FPouchet LRamanujam JSadayappan P(2015)On Characterizing the Data Access Complexity of ProgramsACM SIGPLAN Notices10.1145/2775051.267701050:1(567-580)Online publication date: 14-Jan-2015
https://dl.acm.org/doi/10.1145/2775051.2677010
Bastani OAnand SAiken A(2015)Specification Inference Using Context-Free Language ReachabilityACM SIGPLAN Notices10.1145/2775051.267697750:1(553-566)Online publication date: 14-Jan-2015
https://dl.acm.org/doi/10.1145/2775051.2676977
Agten PJacobs BPiessens F(2015)Sound Modular Verification of C Code Executing in an Unverified ContextACM SIGPLAN Notices10.1145/2775051.267697250:1(581-594)Online publication date: 14-Jan-2015
https://dl.acm.org/doi/10.1145/2775051.2676972
Mok SLee JGupta P(2013)Discrete sizing for leakage power optimization in physical designACM Transactions on Design Automation of Electronic Systems10.1145/2390191.239020618:1(1-11)Online publication date: 16-Jan-2013
https://dl.acm.org/doi/10.1145/2390191.2390206
Chen YWang YXie YTakach A(2012)Parametric yield-driven resource binding in high-level synthesis with multi-Vth/Vdd library and device sizingJournal of Electrical and Computer Engineering10.1155/2012/1052502012(3-3)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/105250
Ghosh NGhosh S(2012)A planner-based approach to generate and analyze minimal attack graphApplied Intelligence10.1007/s10489-010-0266-836:2(369-390)Online publication date: 1-Mar-2012
https://dl.acm.org/doi/10.1007/s10489-010-0266-8
Gu JQu GYuan LZhuo CPhillips JHu AGraeb H(2011)Improving dual V technology by simultaneous gate sizing and mechanical stress optimizationProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132485(732-735)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132485
Abrishami HLou JQin JFroessl JPedram MStok LDutt NHassoun S(2011)Post sign-off leakage power optimizationProceedings of the 48th Design Automation Conference10.1145/2024724.2024829(453-458)Online publication date: 5-Jun-2011
https://dl.acm.org/doi/10.1145/2024724.2024829
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Effectiveness of low power dual-V_t designs in nano-scale technologies under process parameter variations

A design of low swing and multi threshold voltage based low power 12T SRAM cell

Leakage- and variability-conscious circuit designs for the 0.5-v nanoscale CMOS era