Article

Free access

On the scheduling of variable latency functional units

Author:

Silva M. MuellerAuthors Info & Claims

SPAA '99: Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures

Pages 148 - 154

https://doi.org/10.1145/305619.305635

Published: 01 June 1999 Publication History

PDF eReader

References

[1]

Proceedings 13th Symposium on Computer Arithmetic. IEEE Computer Society Press, 1997.

Google Scholar

[2]

J. Cortadella and T. Lang. Division with speculation of quotient digits. In Proc. 11th Symposium on Computer Arithmetic, pages 87-94. IEEE Computer Society Press, 1993.

Crossref

Google Scholar

[3]

L. Gwennap. MIPS R10000 uses decoupled architecture. Microprocessor Report, 8(14):18-22, 1994.

Google Scholar

[4]

L. Gwennap. G4 is first PowerPC with AltiVec. Microprocessor Report, 12(15):17-19, 1998.

Google Scholar

[5]

J.L. Hennessy and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, INC., San Mateo, CA, 2nd edition, 1996.

Digital Library

Google Scholar

[6]

Institute of Electrical and Electronics Engineers. ANSI/IEEE standard 75~-1985, IEEE Standard for Binary Floating-Point Arithmetic, 1985. for a readable account see the article by W.J. Cody et al. in the IEEE MICRO Magazine, Aug. 1984, 84-100.

Google Scholar

[7]

W. Johnson. Superscalar Microprocessor Design. Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1991.

Google Scholar

[8]

S.F. Oberman and M.J. Flynn. A variable latency pipelined floating-point adder. In Proc. EUROPAR'96 Parallel Processing, volume LNCS 1124, pages 183-192. Springer, 1996.

Digital Library

Google Scholar

[9]

P. Soderquist and M. Leeser. Division and square root, choosing the right implementation. IEEE Micro, 17(4):56-66, 1997.

Digital Library

Google Scholar

[10]

J.E. Smith and A.R. Pleszkun. Implementing Precise Interrupts in Pipelined Processors. IEEE Transactions on Computers, 37(5):562-573, 1988.

Digital Library

Google Scholar

[11]

Sun Microsystems Computer Corporation, Mountain View, CA. The SuperSPARC Microprocessor: Technical White Paper, 1992.

Google Scholar

[12]

j.E. Thornton. Design of a Computer: The Control Data 6600. Scott Foresman, Glenview, Ill, 1970.

Digital Library

Google Scholar

[13]

R.M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. In IBM journal of Research and Developement, volume 11 (1), pages 25-33. IBM, 1967.

Google Scholar

Cited By

View all

Castellana VFerrandi FMacii E(2013)Scheduling independent liveness analysis for register binding in high level synthesisProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485661(1571-1574)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485661
Castellana VFerrandi F(2013)An automated flow for the High Level Synthesis of coarse grained parallel applications2013 International Conference on Field-Programmable Technology (FPT)10.1109/FPT.2013.6718370(294-301)Online publication date: Dec-2013
https://doi.org/10.1109/FPT.2013.6718370
Del Barrio AMolina MMendias JHermida RMemik SDe Micheli GAl-Hashimi BMueller WMacii E(2010)Using speculative functional units in high level synthesisProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871355(1779-1784)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871355
Show More Cited By

Index Terms

On the scheduling of variable latency functional units

Recommendations

Instruction Scheduling on Variable Latency Functional Units of VLIW Processors
ISED '11: Proceedings of the 2011 International Symposium on Electronic System Design

In Very Long Instruction Word (VLIW) processors, based on the available instruction-level parallelism in programs, compilers schedule operations onto different functional units. By assuming all the functional units of same kind and having the same ...
Categories and functional units: an infinite hierarchical model for brain activations
NIPS'10: Proceedings of the 24th International Conference on Neural Information Processing Systems - Volume 1

We present a model that describes the structure in the responses of different brain areas to a set of stimuli in terms of stimulus categories (clusters of stimuli) and functional units (clusters of voxels). We assume that voxels within a unit respond ...
A latency-aware scheduling algorithm for all-optical packet switching networks with FDL buffers

Optical buffers implemented by fiber delay lines (FDLs) have a volatile nature due to signal loss and noise accumulation. Packets suffer from excessive recirculation through FDLs, and they may be dropped eventually in their routing paths. Because of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

SPAA '99: Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures

June 1999

261 pages

ISBN:1581131240

DOI:10.1145/305619

Chairmen:
Gary Miller
Carnegie Mellon Univ.
,
Vijaya Ramachandran
Univ. of Texas, Austin

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

SPAA99

Sponsor:

SPAA99: 11th Annual ACM Symposium on Parallel Algorithms and Architectures

June 27 - 30, 1999

Saint Malo, France

Acceptance Rates

SPAA '99 Paper Acceptance Rate 26 of 90 submissions, 29%;

Overall Acceptance Rate 447 of 1,461 submissions, 31%

Upcoming Conference

SPAA '25

Sponsor:
sigact
sigact

37th ACM Symposium on Parallelism in Algorithms and Architectures

July 28 - August 1, 2025

Portland , OR , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
368
Total Downloads

Downloads (Last 12 months)52
Downloads (Last 6 weeks)12

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Castellana VFerrandi FMacii E(2013)Scheduling independent liveness analysis for register binding in high level synthesisProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485661(1571-1574)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485661
Castellana VFerrandi F(2013)An automated flow for the High Level Synthesis of coarse grained parallel applications2013 International Conference on Field-Programmable Technology (FPT)10.1109/FPT.2013.6718370(294-301)Online publication date: Dec-2013
https://doi.org/10.1109/FPT.2013.6718370
Del Barrio AMolina MMendias JHermida RMemik SDe Micheli GAl-Hashimi BMueller WMacii E(2010)Using speculative functional units in high level synthesisProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871355(1779-1784)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871355
Del Barrio AMolina MMendias JHermida RMemik S(2010)Using Speculative Functional Units in high level synthesis2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)10.1109/DATE.2010.5457102(1779-1784)Online publication date: Mar-2010
https://doi.org/10.1109/DATE.2010.5457102
Ozdemir SMallik AKu JMemik GIsmail YVerastegui B(2007)Variable latency caches for nanoscale processorProceedings of the 2007 ACM/IEEE conference on Supercomputing10.1145/1362622.1362650(1-10)Online publication date: 16-Nov-2007
https://dl.acm.org/doi/10.1145/1362622.1362650
Unsal OTschanz JBowman KDe VVera XGonzalez AErgin O(2006)Impact of Parameter Variations on Circuits and MicroarchitectureIEEE Micro10.1109/MM.2006.12226:6(30-39)Online publication date: 1-Nov-2006
https://dl.acm.org/doi/10.1109/MM.2006.122

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Instruction Scheduling on Variable Latency Functional Units of VLIW Processors

Categories and functional units: an infinite hierarchical model for brain activations

A latency-aware scheduling algorithm for all-optical packet switching networks with FDL buffers