Article

Free access

Memory interfacing and instruction specification for reconfigurable processors

Authors:

Jeffrey A. Jacob,

Paul ChowAuthors Info & Claims

FPGA '99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays

Pages 145 - 154

https://doi.org/10.1145/296399.296446

Published: 01 February 1999 Publication History

PDF eReader

References

[1]

R. Jeschke, "An FPGA-Based Reconfigurable Coprocessor for the IBM PC", M.A.Sc. Thesis, University of Toronto, 1994.

Google Scholar

[2]

J. Vuillemin et al, "Programmable Active Memories: Reconfigurable Systems Come of Age", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol 4, No 1, 1996, pp. 56-69.

Digital Library

Google Scholar

[3]

J. Arnold, D. Buell, and W. Kleinfelder, "Splash 2: FPGAs in a Custom Computing Machine", IEEE Computer Society Press, 1996.

Google Scholar

[4]

P. Athanas and H. Silverman, "Processor Reconfiguration Through Instruction-Set Metamorphosis", Computer, March 1993, pp. 11-18.

Digital Library

Google Scholar

[5]

R. Razlan and M. Smith, "A High Performance Microachitecture with Hardware Programmable Functional Units", Proceedings of 27th Annual International Symposium on Microarchitecture, Nov. 1994, pp. 172-180.

Digital Library

Google Scholar

[6]

S. Hauck, T. Fry, M. Hosler, J. Kao, "The Chimaera Reconfigurable Functional Unit", IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'97), April 1997, pp 105-116.

Digital Library

Google Scholar

[7]

R. Wittig and P. Chow, "OneChip: An FPGA Processor with Reconfigurable Logic", IEEE Symposium on FPGAs for Custom Compute Machines (FCCM'96), March 1996, pp. 126-135.

Crossref

Google Scholar

[8]

J. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor", IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'97), April 1997, pp 24-33.

Digital Library

Google Scholar

[9]

C. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt, J. Arnold and M. Gokhale, "The NAPA Adaptive Processing Architecture", IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'98), April 1998.

Digital Library

Google Scholar

[10]

E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal, "Baring it all to Software: RAW Machines", IEEE Computer, September 1997, pp. 86-93.

Digital Library

Google Scholar

[11]

R. Wittig, "OneChip: An FPGA Processor With Reconfigurable Logic", M.A.Sc. Thesis, University of Toronto, 1995.

Google Scholar

[12]

J. Hennessy and D. Patterson, Computer Architecture A Quantitative Approach, second edition, Morgan Kaufmann Publishers, Inc., San Francisco, California, 1996.

Digital Library

Google Scholar

[13]

T. Ngai, J. Rose, and S. Wilton, "An SRAM-Programmable Field-Configurable Memory", IEEE Custom Integrated Circuits Conference, 1995, pp. 499-502.

Crossref

Google Scholar

[14]

S. Wilton, J. Rose, and Z. Vranesic, "Architecture of Centralized Field-Configurable Memory", A CM/ SIGDA International Symposium on Field-Programmable Gate Arrays, 1995, pp. 97-103.

Digital Library

Google Scholar

[15]

S. Wilton, J. Rose, and Z. Vranesic, "Memory/Logic Interconnect Flexibility in FPGAs with Large Embedded Memory Arrays", IEEE Custom Integrated Circuits Conference, May 1996, pp. 144-147.

Crossref

Google Scholar

[16]

A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century", IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'94), April 1994, pp 31-39.

Google Scholar

[17]

S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A Time Multiplexed FPGA", IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'97), April 1997, pp. 34-40.

Digital Library

Google Scholar

[18]

S. Hauck, "Configuration Prefetch for Single Context Reconfigurable Processors," A CM?SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'98), 1998, pp. 65-74.

Digital Library

Google Scholar

[19]

J. Jacob, "Memory Interfacing for the OneChip Reconfigurable Processor", M.A.Sc. Thesis, University of Toronto, 1998.

Google Scholar

[20]

D. Lewis, D. Galloway, M. van Ierssel, J. Rose, and P. Chow, "The Transmogrifier-2: A 1 Million Gate Rapid Prototyping System", iEEE Transactions on VLSI Systems, June 1998.

Digital Library

Google Scholar

[21]

Altera Corporation, Altera Data Book, 1996. On-line: http://www.altera.com.

Google Scholar

[22]

I-cube Corporation, On-line: http://www, icube.com.

Google Scholar

[23]

S. Casselman, M. Thornburg, and J. Schewel, "Hardware Object Programming on the EVC1 - a Reconfigurable Computer", FPGAs for Rapid Board Development and Reconfigurable Computing, 1995.

Google Scholar

Cited By

View all

Monye SAdeniran Afolalu SAkinwumi AIsioma Monye SOkokpujie IAgbemuko DKayode JBello Aderemi K(2024)Memory Interfacing in Mechatronics Systems: Constraints and Considerations2024 International Conference on Science, Engineering and Business for Driving Sustainable Development Goals (SEB4SDG)10.1109/SEB4SDG60871.2024.10630195(1-9)Online publication date: 2-Apr-2024
https://doi.org/10.1109/SEB4SDG60871.2024.10630195
Takano S(2017)Performance Scalability of Adaptive Processor ArchitectureACM Transactions on Reconfigurable Technology and Systems10.1145/300790210:2(1-22)Online publication date: 11-Apr-2017
https://dl.acm.org/doi/10.1145/3007902
Mitra T(2017)Application-Specific ProcessorsHandbook of Hardware/Software Codesign10.1007/978-94-017-7358-4_13-1(1-33)Online publication date: 8-Apr-2017
https://doi.org/10.1007/978-94-017-7358-4_13-1
Show More Cited By

Index Terms

Memory interfacing and instruction specification for reconfigurable processors

Recommendations

A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses

This article presents a reconfigurable hardware/software architecture for binary acceleration of embedded applications. A Reconfigurable Processing Unit (RPU) is used as a coprocessor of the General Purpose Processor (GPP) to accelerate the execution of ...
Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization

Encapsulating critical computation subgraphs as application-specific instruction set extensions is an effective technique to enhance the performance and energy efficiency of embedded processors. However, the addition of custom functional units to the ...
A pipelined configurable gate array for embedded processors
FPGA '03: Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

In recent years the challenge of high performance, low power retargettable embedded system has been faced with different technological and architectural solutions. In this paper we present a new configurable unit explicitly designed to implement ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

FPGA '99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays

February 1999

257 pages

ISBN:1581130880

DOI:10.1145/296399

Chairmen:
Sinan Kaptanoglu
Actel Corporation
,
Steve Trimberger
Xilinx

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 February 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

FPGA99

Sponsor:

SIGDA

FPGA99: ACM/SIGDA Symposium on Field Programmable Gate Arrays

February 21 - 23, 1999

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

44
Total Citations
View Citations
898
Total Downloads

Downloads (Last 12 months)81
Downloads (Last 6 weeks)6

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Monye SAdeniran Afolalu SAkinwumi AIsioma Monye SOkokpujie IAgbemuko DKayode JBello Aderemi K(2024)Memory Interfacing in Mechatronics Systems: Constraints and Considerations2024 International Conference on Science, Engineering and Business for Driving Sustainable Development Goals (SEB4SDG)10.1109/SEB4SDG60871.2024.10630195(1-9)Online publication date: 2-Apr-2024
https://doi.org/10.1109/SEB4SDG60871.2024.10630195
Takano S(2017)Performance Scalability of Adaptive Processor ArchitectureACM Transactions on Reconfigurable Technology and Systems10.1145/300790210:2(1-22)Online publication date: 11-Apr-2017
https://dl.acm.org/doi/10.1145/3007902
Mitra T(2017)Application-Specific ProcessorsHandbook of Hardware/Software Codesign10.1007/978-94-017-7358-4_13-1(1-33)Online publication date: 8-Apr-2017
https://doi.org/10.1007/978-94-017-7358-4_13-1
Mitra T(2017)Application-Specific ProcessorsHandbook of Hardware/Software Codesign10.1007/978-94-017-7267-9_13(377-409)Online publication date: 27-Sep-2017
https://doi.org/10.1007/978-94-017-7267-9_13
Tessier RPocek KDeHon A(2015)Reconfigurable Computing ArchitecturesProceedings of the IEEE10.1109/JPROC.2014.2386883103:3(332-354)Online publication date: Mar-2015
https://doi.org/10.1109/JPROC.2014.2386883
Bauer LShafique MHenkel J(2011)Concepts, architectures, and run-time systems for efficient and adaptive reconfigurable processors2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)10.1109/AHS.2011.5963920(80-87)Online publication date: Jun-2011
https://doi.org/10.1109/AHS.2011.5963920
Shafique MBauer LHenkel JScheffer LPhillips JHu A(2010)Selective instruction set muting for energy-aware adaptive processorsProceedings of the International Conference on Computer-Aided Design10.5555/2133429.2133505(353-360)Online publication date: 7-Nov-2010
https://dl.acm.org/doi/10.5555/2133429.2133505
Shafique MBauer LHenkel J(2010)Selective instruction set muting for energy-aware adaptive processors2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2010.5653636(353-360)Online publication date: Nov-2010
https://doi.org/10.1109/ICCAD.2010.5653636
Jówiak LNedjah NFigueroa M(2010)Modern development methods and tools for embedded reconfigurable systemsIntegration, the VLSI Journal10.1016/j.vlsi.2009.06.00243:1(1-33)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1016/j.vlsi.2009.06.002
Suri TAggarwal A(2010)Improving Adaptability and Per-Core Performance of Many-Core Processors Through ReconfigurationInternational Journal of Parallel Programming10.1007/s10766-010-0128-338:3-4(203-224)Online publication date: 23-Jan-2010
https://doi.org/10.1007/s10766-010-0128-3
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses

Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization

A pipelined configurable gate array for embedded processors