More Web Proxy on the site http://driver.im/

research-article

Exana: an execution-driven application analysis tool for assisting productive performance tuning

Authors:

Toshio EndoAuthors Info & Claims

SEPS 2015: Proceedings of the 2nd International Workshop on Software Engineering for Parallel Systems

Pages 1 - 10

https://doi.org/10.1145/2837476.2837477

Published: 27 October 2015 Publication History

Abstract

As modern memory subsystems have become complex, performance tuning of application code targeting for their deeper memory hierarchy is critical to rewarding their potential performance. However, it has been depending on time-consuming and empirical tasks by hands of domain experts. To assist such a performance tuning process, we have been developing an application analysis tool called Exana and attempted to automate some parts of it. Using already complied executable binary code as an input, Exana can transparently analyze program structures, data dependences, memory access characteristics, cache hit/miss statistics across program execution. In this paper, we demonstrate usefulness and productiveness of these analyses, and evaluate the overheads for them. After we demonstrate that our analysis is feasible and useful to the actual HPC application programs, we show that the overheads of Exana's analyses are much less than these of existing architectural simulators.

References

[1]

G. Ammons, T. Ball, and J. R. Larus. Exploiting hardware performance counters with flow and context sensitive profiling. In Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, pages 85– 96, 1997.

Digital Library

[2]

N. Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News, pages 1–7, 2011.

Digital Library

[3]

T. E. Carlson, W. Heirman, S. Eyerman, I. Hur, and L. Eeckhout. An evaluation of high-level mechanistic core models. ACM Transactions on Architecture and Code Optimization (TACO), pages 28:1–28:25, Aug. 2014.

Digital Library

[4]

P. J. Denning. The locality principle. Commun. ACM, 48(7): 19–24, 2005.

Digital Library

[5]

T. Endo and G. Jin. Software technologies coping with memory hierarchy of gpgpu clusters for stencil computations. In Cluster Computing (CLUSTER), 2014 IEEE International Conference on, pages 132–139, Sept 2014.

[6]

Exana tool kit. http://www.el.gsic.titech.ac.jp/ yukinori/Exana.html.

[7]

J. L. Henning. SPEC CPU suite growth: an historical perspective. SIGARCH Comput. Archit. News, 35(1):65–68, Mar. 2007. ISSN 0163-5964.

Digital Library

[8]

A. Jaleel, R. Cohn, C.-K. Luk, and B. Jacob. CMP$im: A Pinbased on-the-fly multi-core cache simulator. In In Proceedings of the Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MOBS’08), 2008.

[9]

J. Larus. Spending Moore’s dividend. Commun. ACM, 52(5): 62–69, May 2009.

Digital Library

[10]

likwid. https://github.com/rrze-likwid/likwid/.

[11]

C.-K. Luk et al. Pin: building customized program analysis tools with dynamic instrumentation. In Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pages 190–200, 2005.

Digital Library

[12]

Y. Matsubara and Y. Sato. Online memory access pattern analysis on an application profiling tool. In International Workshop on Advances in Networking and Computing, 2014 (WANC2014), pages 602–604, Dec. 2014.

Digital Library

[13]

OpenMX: Open source package for Material eXplorer. http://www.openmx-square.org/.

[14]

A. Patel, F. Afram, S. Chen, and K. Ghose. MARSS: A full system simulator for multicore x86 cpus. In Proceedings of the 48th Design Automation Conference, DAC ’11, pages 1050– 1055, 2011.

Digital Library

[15]

D. Sanchez and C. Kozyrakis. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. In Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA ’13, pages 475–486, 2013.

Digital Library

[16]

Y. Sato, Y. Inoguchi, and T. Nakamura. On-the-fly detection of precise loop nests across procedures on a dynamic binary translation system. In Proceedings of the 8th ACM International Conference on Computing Frontiers, pages 25:0–25:10, May 2011.

Digital Library

[17]

Y. Sato, Y. Inoguchi, and T. Nakamura. Whole program data dependence profiling to unveil parallel regions in the dynamic execution. In Proceedings of 2012 IEEE International Symposium on Workload Characterization (IISWC2012), pages 69–80, Nov. 2012.

Digital Library

[18]

Y. Sato, Y. Inoguchi, and T. Nakamura. Identifying program loop nesting structures during execution of machine code. IEICE Transaction on Information and Systems, E97-D(9): 2371–2385, Sep. 2014.

[19]

The Riken Himeno CFD Benchmark. http://accc.riken.jp/2444.htm.

Cited By

Sato YYuki TEndo TGiorgi RBecchi MPalumbo F(2017)ExanaDBTProceedings of the Computing Frontiers Conference10.1145/3075564.3077627(191-200)Online publication date: 15-May-2017
https://dl.acm.org/doi/10.1145/3075564.3077627
Sato YEndo T(2017)An Accurate Simulator of Cache-Line Conflicts to Exploit the Underlying Cache PerformanceEuro-Par 2017: Parallel Processing10.1007/978-3-319-64203-1_9(119-133)Online publication date: 1-Aug-2017
https://doi.org/10.1007/978-3-319-64203-1_9

Index Terms

Exana: an execution-driven application analysis tool for assisting productive performance tuning

Recommendations

A framework for multi-execution performance tuning
On-line monitoring systems and computer tool interoperability

This paper describes a design and prototype implementation of a performance tool designed to answer performance questions that span multiple program executions from all stages of the lifespan of an application. We use the scientific experimentation ...
A Systematic Approach toward Automated Performance Analysis and Tuning

High productivity is critical in harnessing the power of high-performance computing systems to solve science and engineering problems. It is a challenge to bridge the gap between the hardware complexity and the software limitations. Despite significant ...
Balancing memory and performance through selective flushing of software code caches
CASES '10: Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems

Dynamic binary translators (DBTs) are becoming increasingly important because of their power and flexibility. However, the high memory demands of DBTs present an obstacle for all platforms, and especially embedded systems. The memory demand is typically ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

SEPS 2015: Proceedings of the 2nd International Workshop on Software Engineering for Parallel Systems

October 2015

70 pages

ISBN:9781450339100

DOI:10.1145/2837476

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGPLAN: ACM Special Interest Group on Programming Languages

In-Cooperation

SIGAda: ACM Special Interest Group on Ada Programming Language

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 27 October 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SPLASH '15

Sponsor:

SIGPLAN

SPLASH '15: Conference on Systems, Programming, Languages, and Applications: Software for Humanity

October 27, 2015

PA, Pittsburgh, USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
102
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Sato YYuki TEndo TGiorgi RBecchi MPalumbo F(2017)ExanaDBTProceedings of the Computing Frontiers Conference10.1145/3075564.3077627(191-200)Online publication date: 15-May-2017
https://dl.acm.org/doi/10.1145/3075564.3077627
Sato YEndo T(2017)An Accurate Simulator of Cache-Line Conflicts to Exploit the Underlying Cache PerformanceEuro-Par 2017: Parallel Processing10.1007/978-3-319-64203-1_9(119-133)Online publication date: 1-Aug-2017
https://doi.org/10.1007/978-3-319-64203-1_9

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten