Article

Free access

HiPART: a new hierarchical semi-interactive HW-/SW partitioning approach with fast debugging for real-time embedded systems

Authors:

Thomas Hollstein,

Jürgen Becker,

Andreas Kirschbaum,

Manfred GlesnerAuthors Info & Claims

CODES/CASHE '98: Proceedings of the 6th international workshop on Hardware/software codesign

Pages 29 - 33

Published: 01 March 1998 Publication History

PDF eReader

References

[1]

J. K. Adams and D. E. Thomas. The Design of Mixed Hardware/Software Systems. In Proceedings of the Design Automation Conference, pages 5 15-520, June 1996.

Digital Library

Google Scholar

[2]

E. Barros, W. Rosenstiel, and X. Xiong. A Method for Partitioning UNITY Language in Hardware and Software. In Proceedings of the European Conference on Design Automation, pages 220-225, Sept. 1994.

Digital Library

Google Scholar

[3]

R. Ernst, J. Henkel, and T. Benner. Hardware-Software Cosynthesis for Microcontrollers. In IEEE Design & Test, pages 64-75, Dec. 1993.

Digital Library

Google Scholar

[4]

D. Gajski, F. Vahid, S. Narayan, and J. Gong. Specification and Design of Embedded Systems. Prentice-Hall, 1994.

Digital Library

Google Scholar

[5]

M. Gasteier. Cosimulation und Kommunikationssynthese im Entwurfgemischter Hardware/Sofnvare-Systeme. PhD thesis, Darmstadt University of Technology.

Google Scholar

[6]

R. K. Gupta, C. N. Ceolho, and G. De Micheli. Program Implementation Schemes for Hardware-Software Systems. IEEE Computer, pages 48-55, Jan. 1994.

Digital Library

Google Scholar

[7]

R. W. Hartenstein and J. Becker. Two-Level Partitioning of Image Processing Algorithms for the Parallel Map-oriented Machine. In Proceedings of the 4th Int. Workshop on Hardware/Sofnuare Co-Design CODEYCASHE '96, Pittsburgh.

Digital Library

Google Scholar

[8]

J. Hou and W. Wolf. Process Partitioning for Distributed Embedded Systems. In Proceedings of the Int. Workshop on HW/SW Codesign (CODES/CASHE)), pages 70-76, Mar. 1996.

Digital Library

Google Scholar

[9]

T. B. Ismail, K. O'Brien, and A. Jerraya. Interactive Systemlevel Partitioning with PARTIF. In Proceedings of the European Design & Test Conference, pages 464-468, Mar. 1994.

Crossref

Google Scholar

[10]

A. Kirschbaum and M. Glesner. Rapid Prototyping of Communication Architectures. In IEEE Workshop on Rapid System Protoryping, pages 136-141, Chapel Hill, USA, June 1997.

Digital Library

Google Scholar

[11]

P. V. Knudsen and J. Madsen. A Dynamic Programming Algorithm for Hardware/Software Partitioning. In Proceedings of the CODEYCASHE '96, Pittsburgh, USA.

Digital Library

Google Scholar

[12]

E Vahid. Modifying Min-Cut for Hardware and Software Functional Partitioning. In Proceedings of the 5th Int. Workshop on Hardware/Software Co-Design CODEYCASHE '97, Braunschweig, Germany.

Digital Library

Google Scholar

Cited By

View all

Su ALin Y(2010)Application of ESL synthesis on GSM edge algorithm for base stationProceedings of the 2010 Asia and South Pacific Design Automation Conference10.5555/1899721.1899890(732-738)Online publication date: 18-Jan-2010
https://dl.acm.org/doi/10.5555/1899721.1899890
Huynh HMitra TBenini LDe Micheli GAl-Hashimi BMueller W(2009)Runtime reconfiguration of custom instructions for real-time embedded systemsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874986(1536-1541)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874986
Alsolaim AStarzyk JBecker JGlesner M(2000)Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication SystemsProceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines10.5555/795659.795912Online publication date: 17-Apr-2000
https://dl.acm.org/doi/10.5555/795659.795912
Show More Cited By

Index Terms

HiPART: a new hierarchical semi-interactive HW-/SW partitioning approach with fast debugging for real-time embedded systems

Recommendations

Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow
Special Section on Field Programmable Logic and Applications 2015 and Regular Papers

In this article, we consider implementing field-programmable gate arrays (FPGAs) using a standard cell design methodology and present a framework for the automated generation of synthesizable FPGA fabrics. The open-source Verilog-to-Routing (VTR) FPGA ...
Self-Reconfigurable Embedded Systems on Low-Cost FPGAs

Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing a FPGA-based MicroBlaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's ...
Embedded SoPC Design with Nios II Processor and Verilog Examples

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

CODES/CASHE '98: Proceedings of the 6th international workshop on Hardware/software codesign

March 1998

152 pages

ISBN:0818684429

Chairmen:
Geatano Borriello
Univ. of Washington, Seattle
,
Ahmed A. Jerraya
TIMA Lab., Grenoble, France
,
Luciano Lavagno
Politecnico di Torino, Torino, Italy

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 March 1998

Check for updates

Qualifiers

Article

Conference

CODES98

Sponsor:

SIGDA
SIGSOFT
IEEE-CS
IFIP

CODES98: 6th International Workshop on Hardware/Software Codesign

March 15 - 18, 1998

Washington, Seattle, USA

Acceptance Rates

CODES/CASHE '98 Paper Acceptance Rate 24 of 66 submissions, 36%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
250
Total Downloads

Downloads (Last 12 months)82
Downloads (Last 6 weeks)15

Reflects downloads up to 01 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Su ALin Y(2010)Application of ESL synthesis on GSM edge algorithm for base stationProceedings of the 2010 Asia and South Pacific Design Automation Conference10.5555/1899721.1899890(732-738)Online publication date: 18-Jan-2010
https://dl.acm.org/doi/10.5555/1899721.1899890
Huynh HMitra TBenini LDe Micheli GAl-Hashimi BMueller W(2009)Runtime reconfiguration of custom instructions for real-time embedded systemsProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874986(1536-1541)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874986
Alsolaim AStarzyk JBecker JGlesner M(2000)Architecture and Application of a Dynamically Reconfigurable Hardware Array for Future Mobile Communication SystemsProceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines10.5555/795659.795912Online publication date: 17-Apr-2000
https://dl.acm.org/doi/10.5555/795659.795912
Meerwein MBaumgartner CGlauert WVahid FMadsen J(2000)Linking codesign and reuse in embedded systems designProceedings of the eighth international workshop on Hardware/software codesign10.1145/334012.334030(93-97)Online publication date: 1-May-2000
https://dl.acm.org/doi/10.1145/334012.334030

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow

Self-Reconfigurable Embedded Systems on Low-Cost FPGAs

Embedded SoPC Design with Nios II Processor and Verilog Examples