Quality-of-Service for a High-Radix Switch
Authors: 
Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, 
Trevor MudgeAuthors Info & Claims
Pages 1 - 6
Abstract
Communication in multi-processor systems-on-chip requires guaranteed throughput and latency. If the network is unaware of ongoing communication patterns, applications may not receive their necessary bandwidth or may suffer high network latencies. Many techniques have been proposed to provide quality-of-service (QoS) in the network by regulating network traffic; however, as network sizes have increased, the complexity of these techniques has grown as well, particularly in the case of multi-hop networks.
In this paper, we propose an efficient QoS implementation for a single-stage, high-radix switch, which is readily scalable to 64 nodes. In addition to best effort and guaranteed throughput services, we implement a guaranteed latency traffic class with a latency bound. Our implementation allows systems significantly larger than most current multi-core chips to be implemented without the need for difficult and complex multi-hop QoS.
References
[1]
B. Akesson, L. Steffens, E. Strooisma, and K. Goossens. Real-time scheduling using credit-controlled static-priority arbitration. In RTCSA, 2008.
[2]
J. Bennett and H. Zhang. Wf2q: worst-case fair weighted fair queueing. In INFOCOM, 1996.
[3]
T. Bjerregaard and J. Sparso. A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip. In DATE, 2005.
[4]
E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. Qnoc: Qos architecture and design process for network on chip. Journal of Systems Architecture, 50:105--128, 2004.
[5]
A. Demers, S. Keshav, and S. Shenker. Analysis and simulation of a fair queueing algorithm. In SIGCOMM, 1989.
[6]
K. Goossens, J. Dielissen, and A. Radulescu. Æthereal network on chip: Concepts, architectures, and implementations. IEEE Design & Test of Computers, 22(5):414--421, 2005.
[7]
B. Grot, S. W. Keckler, and O. Mutlu. Preemptive virtual clock: A flexible, efficient, and cost-effective qos scheme for networks-on-chip. In MICRO-42, 2009.
[8]
J. W. Lee, M. C. Ng, and K. Asanović. Globally-synchronized frames for guaranteed quality-of-service in on-chip networks. In ISCA-35, 2008.
[9]
B. Li, L. Zhao, R. Iyer, L.-S. Peh, M. Leddige, M. Espig, S. E. Lee, and D. Newell. Coqos: Coordinating qos-aware shared resources in noc-based socs. J. Parallel Distrib. Comput., 71(5):700--713, 2011.
[10]
G. Michelogiannakis, N. Jiang, D. Becker, and W. Dally. Packet chaining: Efficient single-cycle allocation for on-chip networks. Computer Architecture Letters, 10(2):33--36, 2011.
[11]
M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In DATE, 2004.
[12]
J. Nagle. On packet switches with infinite storage. Communications, IEEE Transactions on, 35(4):435--438, 1987.
[13]
J. Ouyang and Y. Xie. Loft: A high performance network-on-chip providing quality-of-service support. In MICRO-43, 2010.
[14]
S. Satpathy, R. Das, R. Dreslinski, D. Sylvester, T. Mudge, and D. Blaauw. High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service. In DAC-49, 2012.
[15]
S. Satpathy, K. Sewell, T. Manville, Y.-P. Chen, R. G. Dreslinski, D. Sylvester, T. N. Mudge, and D. Blaauw. A 4.5tb/s 3.4tb/s/w 64x64 switch fabric with self-updating least recently granted priority and quality of service arbitration in 45nm cmos. In ISSCC, 2012.
[16]
K. Sewell, R. Dreslinski, T. Manville, S. Satpathy, N. Pinckney, G. Blake, M. Cieslak, R. Das, T. Wenisch, D. Sylvester, D. Blaauw, and T. Mudge. Swizzle-switch networks for many-core systems. In JETCAS, 2012.
[17]
M. Shreedhar and G. Varghese. Efficient fair queueing using deficit round robin. In SIGCOMM, 1995.
[18]
W.-D. Weber, J. Chou, I. Swarbrick, and D. Wingard. A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip. In DATE, 2005.
[19]
L. Zhang. Virtual clock: A new traffic control algorithm for packet switching networks. In SIGCOMM, 1990.
Index Terms
- Quality-of-Service for a High-Radix Switch
Recommendations
Quality-of-service and error control techniques for mesh-based network-on-chip architectures
Special issue: ACM great lakes symposium on VLSINetwork-on-a-chip (NoC) has been proposed as a solution for addressing the design challenges of future high-performance system-on-chip architectures in the nanoscale regime. Many real-time applications require input data that arrives with low delay ...
Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks
Future chip multiprocessors (CMPs) may have hundreds to thousands of threads competing to access shared resources, and will require quality-of-service (QoS) support to improve system utilization. Although there has been significant work in QoS support ...
Scalable high-radix router microarchitecture using a network switch organization
As the system size of supercomputers and datacenters increases, cost-efficient networks become critical in achieving good scalability on those systems. High-radix routers reduce network cost by lowering the network diameter while providing a high ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
June 2014
1249 pages
ISBN:9781450327305
DOI:10.1145/2593069
Copyright © 2014 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
In-Cooperation
- EDAC: Electronic Design Automation Consortium
- SIGBED: ACM Special Interest Group on Embedded Systems
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CEDA
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 June 2014
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
DAC '14
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 114Total Downloads
- Downloads (Last 12 months)4
- Downloads (Last 6 weeks)0
Reflects downloads up to 02 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in