[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.1145/2463209.2488843acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations

Published: 29 May 2013 Publication History

Abstract

In nowadays variation-aware IC designs, cell characterizations and SRAM memory yield analysis require many thousands or even millions of repeated SPICE simulations for relatively small nonlinear circuits. In this work, we present a massively parallel SPICE simulator on GPU, TinySPICE, for efficiently analyzing small nonlinear circuits, such as standard cell designs, SRAMs, etc. In order to gain high accuracy and efficiency, we present GPU-based parametric three-dimensional (3D) LUTs for fast device evaluations. A series of GPU-friendly data structures and algorithm flows have been proposed in TinySPICE to fully utilize the GPU hardware resources, and minimize data communications between the GPU and CPU. Our GPU implementation allows for a large number of small circuit simulations in GPU's shared memory that involves novel circuit linearization and matrix solution techniques, and eliminates most of the GPU device memory accesses during the Newton-Raphson (NR) iterations, which enables extremely high-throughput SPICE simulations on GPU. Compared with CPU-based TinySPICE simulator, GPU-based TinySPICE achieves up to 138X speedups for parametric SRAM yield analysis without loss of accuracy.

References

[1]
R. Kanj, R. V. Joshi, and S. R. Nassif. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In Proc. IEEE/ACM DAC, pages 69--72, 2006.
[2]
A. Bansal, R. N. Singh, R. Kanj, S. Mukhopadhyay, J. Lee, E. Acar, A. Singhee, K. Kim, C. Chuang, S. R. Nassif, F. Heng, and K. K. Das. Yield estimation of SRAM circuits using "Virtual SRAM Fab". In Proc. IEEE/ACM ICCAD, pages 631--636, 2009.
[3]
J. Wang, S. Yaldiz, X. Li, and L. T. Pileggi. SRAM parametric failure analysis. In Proc. IEEE/ACM DAC, pages 496--501, 2009.
[4]
J. Wang, A. Singhee, R. A. Rutenbar, and B. H. Calhoun. Two Fast Methods for Estimating the Minimum Standby Supply Voltage for Large SRAMs. IEEE Trans. on Computer-Aided Design, 29(12):1908--1920, 2010.
[5]
C. Amin, C. Kashyap, N. Menezes, K. Killpack, and E. Chiprout. A multi-port current source model for multiple-input switching effects in CMOS library cells. In Proc. IEEE/ACM DAC, pages 247--252, 2006.
[6]
P. Li, Z. Feng, and E. Acar. Characterizing Multistage Nonlinear Drivers and Variability for Accurate Timing and Noise Analysis. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 15(11):1205--1214, 2007.
[7]
N. Menezes and C. V. Kashyap and C. S. Amin. A "true" electrical cell model for timing, noise, and power grid verification. In Proc. IEEE/ACM DAC, pages 462--467, 2008.
[8]
AMD Corporation. AMD FusionŹ Family of APUs: Enabling a Superior, Immersive PC Experience. AMD whitepaper, {Online}. Available: http://sites.amd.com/us/fusion/apu/Pages/fusion.aspx, 2011.
[9]
Nvidia Corporation. Bringing High-End Graphics to Handheld Devices. Nvidia whitepaper, 2011.
[10]
K. Gulati, J. F. Croix, S. P. Khatri, and R. Shastry. Fast circuit simulation on graphics processing units. In Proc. IEEE/ACM ASPDAC, pages 403--408, 2009.
[11]
L. Ren, X. Chen, Y. Wang, C. Zhang, and H. Yang. Sparse LU factorization for parallel circuit simulation on GPU. In Proc. IEEE/ACM DAC, pages 1125--1130, 2012.
[12]
L. Pillage, R. Rohrer, and C. Visweswariah. Electronic circuit & system simulation methods. McGraw-Hill, 1995.
[13]
Nvidia CUDA programming guide. {Online}. Available: http://www.nvidia.com/object/cuda.html, 2007.
[14]
Nvidia Corporation. Fermi compute architecture white paper. {Online}. Available: http://www.nvidia.com/object/fermi_architecture.html, 2010.

Cited By

View all
  • (2023)GPU-Powered Harmonic Balance Analysis in Radio Frequency Circuit Simulation2023 International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA59274.2023.10218439(88-92)Online publication date: 8-May-2023
  • (2023)GPU Accelerated Harmonic-Balance Small Signal Analysis2023 8th International Conference on Integrated Circuits and Microsystems (ICICM)10.1109/ICICM59499.2023.10365958(588-592)Online publication date: 20-Oct-2023
  • (2023)A Novel FPGA-Based Circuit Simulator for Accelerating Reinforcement Learning-Based Design of Power Converters2023 IEEE 34th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP57973.2023.00013(1-9)Online publication date: Jul-2023
  • Show More Cited By

Index Terms

  1. TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '13: Proceedings of the 50th Annual Design Automation Conference
    May 2013
    1285 pages
    ISBN:9781450320719
    DOI:10.1145/2463209
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    In-Cooperation

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 29 May 2013

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. GPU computing
    2. SPICE simulation
    3. variation-aware analysis

    Qualifiers

    • Research-article

    Conference

    DAC '13
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)20
    • Downloads (Last 6 weeks)4
    Reflects downloads up to 05 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)GPU-Powered Harmonic Balance Analysis in Radio Frequency Circuit Simulation2023 International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA59274.2023.10218439(88-92)Online publication date: 8-May-2023
    • (2023)GPU Accelerated Harmonic-Balance Small Signal Analysis2023 8th International Conference on Integrated Circuits and Microsystems (ICICM)10.1109/ICICM59499.2023.10365958(588-592)Online publication date: 20-Oct-2023
    • (2023)A Novel FPGA-Based Circuit Simulator for Accelerating Reinforcement Learning-Based Design of Power Converters2023 IEEE 34th International Conference on Application-specific Systems, Architectures and Processors (ASAP)10.1109/ASAP57973.2023.00013(1-9)Online publication date: Jul-2023
    • (2020)Switch Level Time Simulation of CMOS Circuits with Adaptive Voltage and Frequency Scaling2020 IEEE 38th VLSI Test Symposium (VTS)10.1109/VTS48691.2020.9107642(1-6)Online publication date: Apr-2020
    • (2019)SWIFT: Switch-Level Fault Simulation on GPUsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.280287138:1(122-135)Online publication date: Jan-2019
    • (2018)Multi-level timing simulation on GPUsProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201721(470-475)Online publication date: 22-Jan-2018
    • (2018)Multi-level timing simulation on GPUs2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297368(470-475)Online publication date: Jan-2018
    • (2017)Modeling and simulation of biological systems using SPICE languagePLOS ONE10.1371/journal.pone.018238512:8(e0182385)Online publication date: 7-Aug-2017
    • (2016)Power Analysis and Optimization from Circuitto Register-Transfer LevelsElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-5(57-76)Online publication date: 14-Apr-2016
    • (2016)Relaxation Based Circuit Simulation Acceleration over CPU-FPGAProceedings of the 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)10.1109/VLSID.2016.84(409-414)Online publication date: 4-Jan-2016
    • Show More Cited By

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media