Janus2: an FPGA-based supercomputer for spin glass simulations
Authors: 
M. Baity-Jesi, R.A. Banos, A. Cruz, L.A. Fernandez, J.M. Gil-Narvion, A. Gordillo-Guerrero, M Guidetti, D. Iniguez, A. Maiorano, F Mantovani, E. Marinari, V. Martin-Mayor, J. Monforte-Garcia, A. Munoz-Sudupe, D. Navarro, G Parisi, S Perez-Gaviro, M Pivanti, F Ricci-Tersenghi, J.J. Ruiz-Lorenzo, S.F Schifano, B. Seoane, A. Tarancon, P. Tellez, R Tripiccione, D YllanesAuthors Info & Claims
Article No.: 2, Pages 1 - 11
Abstract
We describe the past and future of the Janus project. The collaboration started in 2006 and deployed in early 2008 the Janus supercomputer, a facility that allowed to speed-up Monte Carlo Simulations of a class of model glassy systems and provided unprecedented results for some paradigms in Statistical Mechanics. The Janus Supercomputer was based on state-of-the-art FPGA technology, and provided almost two order of magnitude improvement in terms of cost/performance and power/performance ratios. More than four years later, commercial facilities are closing-up in terms of performance, but FPGA technology has largely improved. A new generation supercomputer, Janus2, will be able to improve by more than one orders of magnitude with respect to the previous one, and will accordingly be again the best choice in Monte Carlo simulations of Spin Glasses for several years to come with respect to commercial solutions.
References
[1]
M. Mézard, G. Parisi and M.A. Virasoro, Spin Glass Theory and Beyond (World Scientific, Singapore, 1987); A. P. Young (editor), Spin Glasses and Random Fields, (World Scientific, Singapore, 1998).
[2]
The Janus Collaboration, Phys. Rev. Lett. 101, (2008) 157201
[3]
The Janus Collaboration, Comp. Phys. Comm. 178, (2008) 208-216; IANUS: Scientific Computing on an FPGA-based Architecture, in Proceedings of ParCo2007, Parallel Computing: Architectures, Algorithms and Applications (NIC Series Vol. 38, 2007) 553-560; Computing in Science & Engineering 8, (2006) 41-49; Computing in Science & Engineering 11, (2009) 48-58.
[4]
S. F. Edwards and P. W. Anderson, J. Phys. F: Metal Phys. 5, (1975) 965-974; ibid. 6, (1976) 1927-1937.
[5]
A.D. Sokal, Functional Integration: Basics and Applications (1996 Cargese School) ed. C. DeWitt-Morette, P. Cartier and A. Folacci (1997 New York: Plenum)
[6]
G. Parisi and F. Rapuano, Phys. Lett. B 157, (1985) 301-302.
[7]
The Janus Collaboration: J. Stat. Phys. 135, 1121-1158 (2009); Phys. Rev. B 79, 184408 (2009); J. Stat. Mech. (2010) P05002; J. Stat. Mech. (2010) P06026; Phys. Rev. Lett. 105, 177202 (2010); Phys. Rev. B 84, 174209 (2011); Proc. Natl. Acad. Sci. USA (2012) 109, 6452-6456
[8]
Hukushima, K., Nemoto, K. Exchange Monte Carlo Method and Application to Spin Glass Simulations J Physical Soc Japan 65,1604--1608 (1995), arXiv:cond-mat/9512035, E. Marinari, Optimized Monte Carlo Methods in Advances in Computer Simulation. Lecture Notes in Physics, 1998, Volume 501/1998, 50-81 (1996), arXiv:cond-mat/9612010.
[9]
M. Guidetti et al., Spin Glass Monte Carlo Simulations on the Cell Broadband Engine in Proc. of PPAM09, (Lecture Notes on Computer Science (LNCS) 6067, Springer 2010) 467-476. M. Guidetti et al., Monte Carlo Simulations of Spin Systems on Multi-core Processors (Lecture Notes on Computer Science (LNCS) 7133 K. Jonasson (ed.), Springer, Heidelberg 2010) 220-230.
Index Terms
- Janus2: an FPGA-based supercomputer for spin glass simulations
Recommendations
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device. These parallel systems require a cost-effective yet high-performance ...
SAccO
This paper presents SAccO (Scalable Accelerator platform Osnabrück), a novel framework for implementing data-intensive applications using scalable and portable reconfigurable hardware accelerators. Instead of using expensive "reconfigurable ...
An FPGA implementation for neural networks with the FDFM processor core approach
This paper presents a field programmable gate array FPGA implementation of a three-layer perceptron using the few DSP blocks and few block RAMs FDFM approach implemented in the Xilinx Virtex-6 family FPGA. In the FDFM approach, multiple processor cores ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
June 2012
31 pages
ISBN:9781450314534
DOI:10.1145/2322156
- Organizing Chairs:
- Sanzio Bassini,
- Adolfy Hoisie,
- Darren J. Kerbyson,
- Dirk Pleiter,
- Sebastiano Fabio Schifano
Copyright © 2012 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 25 June 2012
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
ICS'12
Sponsor:
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 206Total Downloads
- Downloads (Last 12 months)9
- Downloads (Last 6 weeks)3
Reflects downloads up to 20 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in