More Web Proxy on the site http://driver.im/

poster

Application-to-core mapping policies to reduce memory interference in multi-core systems

Authors:

Reetuparna Das,

Rachata Ausavarungnirun,

Akhilesh Kumar,

Mani AzimiAuthors Info & Claims

PACT '12: Proceedings of the 21st international conference on Parallel architectures and compilation techniques

Pages 455 - 456

https://doi.org/10.1145/2370816.2370893

Published: 19 September 2012 Publication History

Abstract

How applications running on a many-core system are mapped to cores largely determines the interference between these applications in critical shared resources. This paper proposes application-to-core mapping policies to improve system performance by reducing inter-application interference in the on-chip network and memory controllers. The major new ideas of our policies are to: 1) map network-latency-sensitive applications to separate parts of the network from network-bandwidth-intensive applications such that the former can make fast progress without heavy interference from the latter, 2) map those applications that benefit more from being closer to the memory controllers close to these resources. Our evaluations show that both ideas significantly improve system throughput, fairness and interconnect power efficiency.

References

[1]

Linux source code (version 2.6.39). http://www.kernel.org.

[2]

M. Awasthi et al. Handling the problems and opportunities posed by multiple on-chip memory controllers. In PACT-19, 2010.

Digital Library

[3]

R. Das et al. Application-Aware Prioritization Mechanisms for On-Chip Networks. In MICRO-42, 2009.

Digital Library

[4]

R. Das et al. Aergia: Exploiting packet latency slack in on-chip networks. In ISCA-37, 2010.

Digital Library

[5]

R. Das et al. Application-to-core mapping policies to reduce interference in on-chip networks. In Carnegie Mellon SAFARI Technical Report No. 2011-001, 2011.

[6]

E. Ebrahimi et al. Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems. In ASPLOS-XV, 2010.

Digital Library

[7]

B. Grot et al. Preemptive Virtual Clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-on-a-Chip. In MICRO-42, 2009.

Digital Library

[8]

B. Grot et al. A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips. IEEE Micro, May/June 2012.

Digital Library

[9]

J. Hu et al. Energy-aware mapping for tile-based NoC architectures under performance constraints. In ASPDAC, 2003.

Digital Library

[10]

S. Jiang et al. CLOCK-Pro: an effective improvement of the CLOCK replacement. In USENIX, 2005.

Digital Library

[11]

Y. Kim et al. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA-16, 2010.

[12]

Y. Kim et al. Thread cluster memory scheduling: Exploiting differences in memory access behavior. In MICRO-43, 2010.

Digital Library

[13]

T. Lei and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Euromicro, 2003.

Digital Library

[14]

S. Murali and G. D. Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In DATE, 2004.

Digital Library

[15]

S. Muralidhara et al. Reducing memory interference in multi-core systems via application-aware memory channel partitioning. In MICRO-44, 2011.

Digital Library

[16]

G. Nychis et al. Next generation on-chip networks: What kind of congestion control do we need? In HotNets-9, 2010.

Digital Library

Cited By

Haghbayan MMiele AZou ZTenhunen HPlosila JDi Natale GFummi F(2020)Thermal-cycling-aware dynamic reliability management in many-core system-on-chipProceedings of the 23rd Conference on Design, Automation and Test in Europe10.5555/3408352.3408632(1229-1234)Online publication date: 9-Mar-2020
https://dl.acm.org/doi/10.5555/3408352.3408632
Haghbayan MMiele AZou ZTenhunen HPlosila J(2020)Thermal-Cycling-aware Dynamic Reliability Management in Many-Core System-on-Chip2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE48585.2020.9116325(1229-1234)Online publication date: Mar-2020
https://doi.org/10.23919/DATE48585.2020.9116325
Tang XKandemir MZhao HJung MKarakoy MNahum EBonald TDuffield N(2019)Computing with Near DataAbstracts of the 2019 SIGMETRICS/Performance Joint International Conference on Measurement and Modeling of Computer Systems10.1145/3309697.3331487(27-28)Online publication date: 20-Jun-2019
https://dl.acm.org/doi/10.1145/3309697.3331487
Show More Cited By

Index Terms

Application-to-core mapping policies to reduce memory interference in multi-core systems
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Multiple instruction, multiple data

Recommendations

Application-to-core mapping policies to reduce memory system interference in multi-core systems
HPCA '13: Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)

Future many-core processors are likely to concurrently execute a large number of diverse applications. How these applications are mapped to cores largely determines the interference between these applications in critical shared hardware resources. This ...
PseudoNUMA for reducing memory interference in multi-core systems
HPC '14: Proceedings of the High Performance Computing Symposium

The growing gap between microprocessor speed and DRAM speed is a major problem that computer designers are facing. In order to narrow the gap, it is necessary to improve DRAM's speed and throughput. Moreover, on multi-core platforms, DRAM memory shared ...
Accelerated bulk memory operations on heterogeneous multi-core systems

A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the past few years, the general-purpose computing on GPU (GPGPU). Recently, revolutionary measures have been taken along this ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

PACT '12: Proceedings of the 21st international conference on Parallel architectures and compilation techniques

September 2012

512 pages

ISBN:9781450311823

DOI:10.1145/2370816

General Chairs:
Pen-Chung Yew
University of Minnesota
,
Sangyeun Cho
University of Pittsburgh
,
Program Chairs:
Luiz DeRose
Cray, Inc.
,
David J. Lilja
University of Minnesota

Copyright © 2012 Authors.

Sponsors

IFIP WG 10.3: IFIP WG 10.3
SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE CS TCPP: IEEE Computer Society Technical Committee on Parallel Processing
IEEE CS TCAA: IEEE CS technical committee on architectural acoustics

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 September 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

PACT '12

Sponsor:

IFIP WG 10.3
SIGARCH
IEEE CS TCPP
IEEE CS TCAA

PACT '12: International Conference on Parallel Architectures and Compilation Techniques

September 19 - 23, 2012

Minnesota, Minneapolis, USA

Acceptance Rates

Overall Acceptance Rate 121 of 471 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

21
Total Citations
View Citations
298
Total Downloads

Downloads (Last 12 months)13
Downloads (Last 6 weeks)3

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Haghbayan MMiele AZou ZTenhunen HPlosila JDi Natale GFummi F(2020)Thermal-cycling-aware dynamic reliability management in many-core system-on-chipProceedings of the 23rd Conference on Design, Automation and Test in Europe10.5555/3408352.3408632(1229-1234)Online publication date: 9-Mar-2020
https://dl.acm.org/doi/10.5555/3408352.3408632
Haghbayan MMiele AZou ZTenhunen HPlosila J(2020)Thermal-Cycling-aware Dynamic Reliability Management in Many-Core System-on-Chip2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE48585.2020.9116325(1229-1234)Online publication date: Mar-2020
https://doi.org/10.23919/DATE48585.2020.9116325
Tang XKandemir MZhao HJung MKarakoy MNahum EBonald TDuffield N(2019)Computing with Near DataAbstracts of the 2019 SIGMETRICS/Performance Joint International Conference on Measurement and Modeling of Computer Systems10.1145/3309697.3331487(27-28)Online publication date: 20-Jun-2019
https://dl.acm.org/doi/10.1145/3309697.3331487
Alsafrjalani MGordon-Ross A(2018)Scheduling and Tuning for Low Energy in Heterogeneous and Configurable Multicore SystemsComputers10.3390/computers70200257:2(25)Online publication date: 14-Apr-2018
https://doi.org/10.3390/computers7020025
Tang XKandemir MZhao HJung MKarakoy M(2018)Computing with Near DataProceedings of the ACM on Measurement and Analysis of Computing Systems10.1145/32873212:3(1-30)Online publication date: 21-Dec-2018
https://dl.acm.org/doi/10.1145/3287321
Wang HLuo FIbrahim MKayiran OJog A(2018)Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2018.00030(247-258)Online publication date: Feb-2018
https://doi.org/10.1109/HPCA.2018.00030
Tang XKislal OKandemir MKarakoy MHunter HMoreno JEmer JSanchez D(2017)Data movement aware computation partitioningProceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3123939.3123954(730-744)Online publication date: 14-Oct-2017
https://dl.acm.org/doi/10.1145/3123939.3123954
Selfa VSahuquillo JPetit SGomez M(2017)A Hardware Approach to Fairly Balance the Inter-Thread Interference in Shared CachesIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2017.271377828:11(3021-3032)Online publication date: 1-Nov-2017
https://doi.org/10.1109/TPDS.2017.2713778
Feliu JSahuquillo JPetit SDuato J(2017)Perf&FairIEEE Transactions on Computers10.1109/TC.2016.262097766:5(905-911)Online publication date: 1-May-2017
https://dl.acm.org/doi/10.1109/TC.2016.2620977
Selfa VSahuquillo JEeckhout LPetit SGomez M(2017)Application Clustering Policies to Address System Fairness with Intel’s Cache Allocation Technology2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT)10.1109/PACT.2017.19(194-205)Online publication date: Sep-2017
https://doi.org/10.1109/PACT.2017.19
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents