Cited By
View all- Du GTian CLi ZZhang DZhang CWang XYin Y(2019)Delay Bound Optimization in NoC Using a Discrete Firefly AlgorithmElectronics10.3390/electronics81215078:12(1507)Online publication date: 9-Dec-2019
Analysis and compute of real-time signal flow delay for network on-chip
Pages 107 - 112
Abstract
Analyzing the delay characteristics of System-on-chip network on multi-core chip, establishing the signal flow model based on the signal flow structure and time measurement method, the network transfer mode based on the centralized leading node proposed the network routing algorithm and signal flow priority queuing transmission scheduling algorithm, and gave the signal flow delay time and the least upper bound calculation of router cache. At the same time, certified the scheduling algorithm can make sure the delay constraints, the result of algorithm meet the timely and determinism of real test.
References
[1]
Rzadca, K; Seredynski, F: Heterogeneous multiprocessor scheduling with differential evolution, IEEE Congress on Evolutionary Computation, SEP 02-05, 2005 Edinburgh SCOTLAND, p2840--2847.
[2]
Tindell K, Clark J: Holistic schedulability analysis for distributed hard real-time systems. Microprocess Microprogram Euromicro J 40:117--134 (Special Issue on Parallel Embedded Real-Time Systems), 1994.
[3]
Drews F, Lichtenberg J, Welch L: Scalable parallel word search in multicore/multiprocessor systems, JOURNAL of SUPERCOMPUTING, vol 51.1, p58--75, 2010.1.
[4]
Kees Goossens, John Dielissen, Jef van Meerbergen, Peter Poplavko, Andrei Radulescu, Edwin Rijpkema, Erwin Waterlander, and Paul Wielage. Guaranteeing the quality of services in networks on chip. pages 61--82, 2003.
[5]
Arno Moonen, Chris Bartels, Marco Bekooij, René van denBerg, Harpreet Bhullar, Kees Goossens, Patrick Groeneveld, JosHuiskens, and Jef van Meerbergen. Comparison of an Aetherealnetwork on chip and traditional interconnects - two case studies. In Giovanni De Micheli, Salvador Mir, and Ricardo Reis, editors, VLSI-SoC: Research Trends in VLSI and Systems on Chip, number 249 in IFIP International Federation for Information Processing. Springer, 2007.
[6]
Daniel Wiklund and Dake Liu. Socbus: Switched network on chipfor hard real time embedded systems. In IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed Processing, page 78.1, Washington, DC, USA, 2003. IEEE Computer Society.
[7]
Rostislav (Reuven) Dobkin, Ran Ginosar, and Israel Cidon. Qnocasynchronous router with dynamic virtual channel allocation. In NOCS '07: Proceedings of the First International Symposium on Networks-on-Chip, page 218, Washington, DC, USA, 2007. IEEE Computer Society.
[8]
Dai Bui, Alessandro Pinto, On-time Network On-Chip: Analysis and Architecture, Technical Report No. UCB/EECS-2009-59 Talk or presentation, 16, April, 2009.
[9]
Domenico Ferrari and Dinesh C. Verma. A scheme for real-time channel establishment in wide-area networks. IEEE Journal on Selected Areas in Communications, 8:368--379, 1990.
[10]
Hui Zhang. Service disciplines for guaranteed performance service in packet-switching networks. Proceedings of the IEEE, 10:1374--1396, 1995.
[11]
E. A. Lee. Modeling concurrent real-time processes using discrete events. Annals of Software Engineering, 1999, 7:25--45.
[12]
Wang Jian-Ping, Zhang Yun-Sheng, Analysis of Signal Timing Sequence Flow Chart on the Parallel and Distribute Control Network, Control and Decision, p1727~1731, 2010, 11
[13]
Abasikeles I, Akay MF: Performance evaluation of directory protocols on an optical broadcast-based distributed shared memory multiprocessor, COMPUTERS & ELECTRICAL ENGINEERING, vol 36.1, p114--131, 2010.1.
[14]
Thiele L, Chakraborty S, Gries M, Maxiaguine A, Greutert J: Embedded software in network processors-models and algorithms. In: Proc of the 1st int workshop on embedded software. Springer, Berlin, 2001, p 416--434.
Index Terms
- Analysis and compute of real-time signal flow delay for network on-chip
Recommendations
An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture
This paper presents an Enhanced Clustered Mesh (EnMesh) topology for a Network-on-Chip architecture in order to reduce the communication delay between remote regions by considering the physical positions of remote nodes. EnMesh topology includes short ...
Measuring lexicographic product network efficiency with small time delay
Special Section: Intelligent Algorithms for Complex Information Services - Recent Advances and Future TrendsThe diameter and distance parameters of a network play very significant roles in analyzing the efficiency of a communication network, these parameters provide some efficient ways to measure information time delay in communication networks. We use the ...
A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems
NOCS '12: Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-ChipThis paper explores the design of a circuit-switched network-on-chip (NoC) based on time-division-multiplexing (TDM) for use in hard real-time systems. Previous work has primarily considered application-specific systems. The work presented here targets ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
August 2011
131 pages
ISBN:9781450305679
DOI:10.1145/2071639
- General Chairs:
- Honghua Tan,
- Jun Zhang,
- Program Chairs:
- Dehuai Yang,
- Yanwen Wu
Copyright © 2011 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- ACM Wuhan Chapter: ACM Wuhan Chapter
- Wuhan Univ.: Wuhan University, China
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 13 August 2011
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
Conference
ICCC '11
Sponsor:
- ACM Wuhan Chapter
- Wuhan Univ.
ICCC '11: 2011 International Conference on Innovative Computing and Cloud Computing
August 13 - 14, 2011
Wuhan, China
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 40Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 30 Dec 2024
Other Metrics
Citations
Cited By
View all- Du GTian CLi ZZhang DZhang CWang XYin Y(2019)Delay Bound Optimization in NoC Using a Discrete Firefly AlgorithmElectronics10.3390/electronics81215078:12(1507)Online publication date: 9-Dec-2019
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in