Cited By
View all- Liu MCai Q(2009)A research for the optimization of MIPS instruction set simulation2009 4th International Conference on Computer Science & Education10.1109/ICCSE.2009.5228236(1886-1888)Online publication date: Jul-2009
A study of MIPS programs
Pages 30 - 40
Abstract
Data from a study of both static and dynamic instruction traces of popular workstation type programs for a MIPS processor is presented. The instruction traces were analyzed to extract the branch distances, and instruction sequences of 1, 2, 3, 4, and 5 instructions.
References
[1]
{Adams 89} T.L. Adams and R. E. Zimmerman, "An analysis of 8086 instruction set usage in MS DOS programs," Architectural Support for Programming Languages and Operating Systems-III, Proceedings, April 1989, Boston, MA., pp. 152-160.
[2]
{Alexander 75} W.G. Alexander and D. B. Wortman, "Static and dynamic charateristics of XPL programs," IEEE Computer, November 1975, pp. 41-46.
[3]
{Cmelik 91} R. F. Cmelik, S. I. Kong, D. R. Ditzel, and E. J. Kelly, "An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks," Architectural Support for Programming Languages and Operating Systems, Proceedings, April 1991, pp. 290- 302.
[4]
{Kaeli 92} D. R. Kaeli, Branch History Table Optimization , Ph. D. Dissertation 1992, Rutgers, The State University of New Jersey, New Brunswick, New Jersey.
[5]
{Kane 88} G. Kane, MIPS RISC Architecture, Prentice-Hall inc., Englewood Cliffs, N.J., 1988.
[6]
{MacDougall 84} M. H. MacDougall, "Instruction-level program and processor modeling," IEEE Computer, July 1984, pp. 14-24.
[7]
{Smith 91} M. D. Smith, "Tracing with pixie", Center for Integrated Systems, Stanford University, Stanford, CA.
Recommendations
MIPS: A microprocessor architecture
MICRO 15: Proceedings of the 15th annual workshop on MicroprogrammingMIPS is a new single chip VLSI microprocessor. It attempts to achieve high performance with the use of a simplified instruction set, similar to those found in microengines. The processor is a fast pipelined engine without pipeline interlocks. Software ...
MIPS: A microprocessor architecture
MIPS is a new single chip VLSI microprocessor. It attempts to achieve high performance with the use of a simplified instruction set, similar to those found in microengines. The processor is a fast pipelined engine without pipeline interlocks. Software ...
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 1994 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 December 1994
Published in SIGARCH Volume 22, Issue 5
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 471Total Downloads
- Downloads (Last 12 months)37
- Downloads (Last 6 weeks)6
Reflects downloads up to 18 Jan 2025
Other Metrics
Citations
Cited By
View all- Liu MCai Q(2009)A research for the optimization of MIPS instruction set simulation2009 4th International Conference on Computer Science & Education10.1109/ICCSE.2009.5228236(1886-1888)Online publication date: Jul-2009
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in