More Web Proxy on the site http://driver.im/

research-article

IPR protection in IC's using watermarks

Authors:

R. Balamurugan,

R. RadhakrishnanAuthors Info & Claims

IITM '10: Proceedings of the First International Conference on Intelligent Interactive Technologies and Multimedia

Pages 179 - 185

https://doi.org/10.1145/1963564.1963594

Published: 27 December 2010 Publication History

Abstract

Creation and innovation drive the world economy. Intellectual property rights system provides wealth for organization and individuals through the incentives for their inventions. Due to rapid proliferation and globalization, importance of intellectual property rights system has grown. At the same time awareness regarding IP protection also has started to come up. Integrated circuits reuse resulted in the possibilities of infringement of IP by product vendors or users. The protection of integrated circuits IP Rights using watermarking discussed in this paper. Further elaborated about various research activities related to Intellectual property rights protection of Integrated circuit using watermarking.

References

[1]

Aijiao Cui, Chip-Hong Chang, "Stego-signature at logic synthesis level for digital design IP protection", IEEE International symposium on Circuits and systems -- 2006 (ISCAS-2006), pp. 4611--4614.

[2]

Amr T. Abdel-hamid, Sofine Tahar, "A survey on IP watermarking techniques", Design Automation for Embedded Systems, 9, pp. 211--227 (2004).

Digital Library

[3]

Andrew B. Kahng, Stefanus Mantik, Igor L. Markov, Miodrag Potkonjak, Paul Tucker, Huijuan Wang and Gregory Wolfe, "Robust IP watermarking methodologies for physical design", DAC-1998, San Francisco, California. ACM, 1998.

Digital Library

[4]

A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang and G. Wolfe, "Watermarking Techniques for Intellectual property protection", proceedings of the 35th Annual design automation conference, California, USA, pp. 776--781, 1998.

Digital Library

[5]

Azra Rashid, Jeet Asher, William H. Mangione-Smith and Miodrag Potkonjak, "Hierarchical watermarking for protection of DSP filter cores", proceedings of the IEEE Custom Integrated circuits conference, 1999, pp. 39--42.

[6]

Darko Kirovski, Yean-Yow Hwant, Miodrag Potkonjak and Jason Cong, "Protecting combinational logic synthesis solutions", IEEE transactions on computer-aided deisgn of integrated circuits and systems, Vol. 25, No. 12, December, 2006, pp. 2687--2696.

Digital Library

[7]

David L. Irby, Rexford D. Newbould, Jo Dale Carotehrs, Jeffrey, J. Rodriguez and W. Timothy Holman, "Placement watermarking of standard-cell designs", South West Symposium on Mixed Signal Design, Vol. X, 2001, pp. 116--120.

[8]

David L. Irby, Rexford D Newbould, Jo Dale Carothers, Jefvrey J. Rodriguez, and W. Timothy Holman, "Low level watermarking of VLSI designs for intellectual property protection", IEEE, 2000, pp. 136--140.

[9]

Edoardo Charbon, "Hierarchical watermarking in IC design", IEEE conference on custom integrated circuits-1998, May 1998, pp. 295--298.

[10]

Encarnacion Castillo, Uwe Meyer-Baese, Antonio Garcia, Luis Parrilla, Antonio Lloris, "IPP @ HDL: Efficient Intellectual Property Protection Scheme for IP Cores", IEEE Transactions on Very Large Sclae Integration (VLSI) Systems, VOl. 15, No. 5, May 2007.

Digital Library

[11]

Giulia Boato, Valentina conotter, Francesco G. B. De Natale and Claudio Fontanari, "Watermarking robustness evaluation based on perceptual quality via genetic algorithms", IEEE transactions on information forensics and security. Vol. 4, No. 2, June 2009.

Digital Library

[12]

Guang Yu Sun, Zhiqiang Gao, Min Ni, "A hierarchy watermarking technique for IP core protection", 6th International conference on ASIC 2005, Vol. 02, pp. 1131--1135.

[13]

Guangyu Sun, Zhiquang Gao, Yi Xu, "A Watermarking system for IP protection by buffer insertion technique", proceedings of the 7th International symposium on Quality Electronic Deisgn (ISQED '06).

Digital Library

[14]

Ilhami Torunoglu, Edoardo Charbon, "Watermarking-based copyright protection of sequential functions", proceedings of the IEEE 1999 Custom Integrated Circuits, 1999, pp. 35--38.

[15]

Ko-Ming Chan and Long-Wen Chang, "A Novel Public Watermarking systems based on Advanced Encryption System", Proceedings of the 18th International Conference on Advanced Information Networking and Application (AINA '04), 2004.

Digital Library

[16]

Min Ni, Zhiqiang Gao, "Detector-based watermarking technique for soft IP core protection in high synthesis design level", International conference on communications, circuits and systems, Vol. 2, 2005, pp. 1348--1352.

[17]

Rexford D. Newbould, Jo Dale Carothers, Jeffrey J. Rodriguez and W. Timothy Holman, "A hierarchy of physical design watermarking schemes for intellectual property protection of IC Designs", IEEE, 2002.

[18]

Roy Chapman and Tariq S. Durrani, IP protection of DSP algorithms for system on Chip implementation", IEEE transactions on signal processing, Vol. 48, No. 3, March 2000.

Digital Library

[19]

Santi P. Maity and Seba Maity, "Multistage spread spectrum watermark detection technique using fuzzy logic", IEEE signal processing letters, Vol. 16, No. 4, April, 2009.

[20]

Wei Dai, H. K. Kwan and Huapeng Wu, "IP protection for FPGA implementation of DSP algorithms", 48th MidWest Symposium on Circuits and Systems, Vol. 2, 2005, pp. 1418--1421.

[21]

VSI Alliance, Fall Worldwide Member Meeting: A Year of Achievement (guidelines proposed by VSIA development working group on intellectual property protection), Santa Clara, Oct. 1997.

[22]

Y. C. Fan and H. W. Tsao, "Watermarking for intellectual property protection", IEEE, 2003.

[23]

Yu-Cheng Fan, Jan-Hung Shen, "DFT-based SoC/VLSI IP protection and Digital Rights Management Platform", IEEE transactions on Instrumentation and Measurement, Vol. 58, No. 6, June 2009.

[24]

Yuseung Son et. al, "Intellectual Property Protection system for a workstation using policy based watermarking scheme", International Journal of Computer Science and Network Security, Vol. 8, No. 8, August, 2008.

Cited By

Bulakh DKorshunov AIlin S(2021)Identification of Integrated Circuits Based on Layout Layers Routing Information2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus)10.1109/ElConRus51938.2021.9396208(1965-1968)Online publication date: 26-Jan-2021
https://doi.org/10.1109/ElConRus51938.2021.9396208

Index Terms

IPR protection in IC's using watermarks
1. Hardware
  1. Integrated circuits
2. Social and professional topics
  1. Computing / technology policy
    1. Intellectual property

Recommendations

IPP@HDL: efficient intellectual property protection scheme for IP cores

In this paper, a procedure for intellectual property protection (IPP) of digital circuits called IPP@HDL is presented. Its aim is to protect the author rights in the development and distribution of reusable modules by means of an electronic signature. ...
Invisible watermarking based on creation and robust insertion-extraction of image adaptive watermarks

This article presents a novel invisible robust watermarking scheme for embedding and extracting a digital watermark in an image. The novelty lies in determining a perceptually important subimage in the host image. Invisible insertion of the watermark is ...
Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification
A manufacture-ready layout is vulnerable to misappropriation when it is either fabricated as a chip in a fabrication facility, or reused in a system-on-chip house. We propose an intellectual property protection (IPP) scheme IPP_MRL for protection of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

IITM '10: Proceedings of the First International Conference on Intelligent Interactive Technologies and Multimedia

December 2010

355 pages

ISBN:9781450304085

DOI:10.1145/1963564

Editors:
M. D. Tiwari
IIIT Allahabad, India
,
R. C. Tripathi
IIIT Allahabad, India
,
Anupam Agrawal
IIIT Allahabad, India

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 27 December 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

IITM '10

IITM '10: First International Conference on Intelligent Interactive Technologies and Multimedia

December 27 - 30, 2010

Allahabad, India

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
119
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 04 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Bulakh DKorshunov AIlin S(2021)Identification of Integrated Circuits Based on Layout Layers Routing Information2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus)10.1109/ElConRus51938.2021.9396208(1965-1968)Online publication date: 26-Jan-2021
https://doi.org/10.1109/ElConRus51938.2021.9396208

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents