research-article

FPGA based programmable embedded intrusion detection system

Authors:

Taner Tuncer,

Yetkin TatarAuthors Info & Claims

SIN '10: Proceedings of the 3rd international conference on Security of information and networks

Pages 245 - 248

https://doi.org/10.1145/1854099.1854148

Published: 07 September 2010 Publication History

Get Access

Abstract

In this article, the design of a Field Programmable Gate Array (FPGA) based real time Intrusion Detection System (IDS) is presented. The embedded system first summarizes and normalizes the packets and then determines whether there is an attack or not using this summary according to the naive bayesian algorithm. The packet summaries which play an important role in the accurate classification of the packets include data such as the IP numbers of the packets, port numbers, protocol types and packet length. Real time Intrusion Detection System (IDS) was designed in the Altera Cyclone III based FPGA development environment and tested. As a result of the tests performed, appropriate results were obtained.

References

[1]

Das, A., Nuguyen, D., Zambreno, J., Memik, G., Choudhary, A., 2008. An FPGA-Based Network Intrusion Detection Architecture. IEEE Transaction on Information Forensics and Security, 3, 1, 118--132.

Digital Library

Google Scholar

[2]

Katashita, T., Yamaguchi, Y., Maeda, A., Toda, K., 2007. FPGA- Based Intrusion Detection System for 10 Gigabit Ethernet, IEICE Transaction Information & System. E90-D, 12 1923--1931.

Digital Library

Google Scholar

[3]

Kim, B.-K., Heo, Y.-J., Oh, J.-T., 2006, Design and Implementation of FPGA Based High-Performance Intrusion Detection System, Vol:3975, pp:724--725.

Digital Library

Google Scholar

[4]

Amor, N. B., Benferhat, S., Elouedi, Z., 2004. Naïve Bayes vs Decision Trees in Intrusion Detection System, Proceedings of The ACM Symposium on Applied Computing, Nicosia, 420--424.

Digital Library

Google Scholar

[5]

Hassan A. A., Elnakib A., Abo-Elsoud M., 2008, FPGA-Based Neuro Architecture Intrusion Detection, The proceeding of The International Conference on Computer Engineering & Systems, pp:268--273.

Google Scholar

[6]

Tuncer T., 2010, Intrusion Detection System Designs For Computer Networks And Their Implementations In FPGA Environment, Phd. Thesis, Firat Universitiy.

Google Scholar

[7]

Adrian P. Lauf, Richard A. Peters, and William H. Robinson, 2007, Embedded Intelligent Intrusion Detection: A Behavior-Based Approach, 21st International Conference on Advanced Information Networking and Applications Workshops (AINAW'07).

Digital Library

Google Scholar

[8]

Altera.com, Access Date:01.01.2010.

Google Scholar

[9]

Altera Corporation, 2007, Nios II Hardware Development Tutorial.

Google Scholar

Cited By

View all

MacEachern LVazhbakht G(2020)Configurable FPGA-Based Outlier Detection for Time Series Data2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS48704.2020.9184548(142-145)Online publication date: Aug-2020
https://doi.org/10.1109/MWSCAS48704.2020.9184548
Viegas ESantin AFranca AJasinski RPedroni VOliveira L(2017)Towards an Energy-Efficient Anomaly-Based Intrusion Detection Engine for Embedded SystemsIEEE Transactions on Computers10.1109/TC.2016.256083966:1(163-177)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1109/TC.2016.2560839
Tuncer TTatar Y(2011)Detection DoS Attack on FPGA Using Fuzzy Association RulesProceedings of the 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications10.1109/TrustCom.2011.171(1271-1276)Online publication date: 16-Nov-2011
https://dl.acm.org/doi/10.1109/TrustCom.2011.171

Index Terms

FPGA based programmable embedded intrusion detection system
1. Hardware
  1. Hardware validation
    1. Functional verification
      1. Simulation and emulation

Recommendations

Multi-video processing applications on FPGA

With the increasing needs of processing power in video and image processing for advanced media and communication applications, it is mandatory to go further than the software implementation to provide generic, real time, low cost and high performance ...
FPGA-Based Intrusion Detection System for 10 Gigabit Ethernet

The present paper describes an implementation of an intrusion detection system (IDS) on an FPGA for 10 Gigabit Ethernet. The system includes an exact string matching circuit for 1,225 Snort rules on a single device. A number of studies have examined ...
Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System

Security of today's networks heavily rely on network intrusion detection systems (NIDSs). The ability to promptly update the supported rule sets and detect new emerging attacks makes field-programmable gate arrays (FPGAs) a very appealing technology. An ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

SIN '10: Proceedings of the 3rd international conference on Security of information and networks

September 2010

286 pages

ISBN:9781450302340

DOI:10.1145/1854099

General Chairs:
Oleg Makarevich
Southern Federal University, Russia
,
Atilla Elçi
Toros University, Turkey
,
Mehmet Orgun
Macquarie University, Australia
,
Sorin A. Huss
Technische Universität Darmstadt, Germany
,
Program Chairs:
Ludmila Babenko
Southern Federal University, Russia
,
Alexander Chefranov
Eastern Mediterranean University, North Cyprus
,
Vijay Varadharajan
Macquarie University, Australia

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

SIGSAC: ACM Special Interest Group on Security, Audit, and Control
Macquarie U., Austarlia
Darmstadt U., Germany
TBD, North Cyprus
TIT, South. Fed. U., Russia
Taganrog Institute of Technologies

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 September 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SIN '10

Sponsor:

Microsoft
RFBR

SIN '10: 3rd International Conference of Security of Information and Networks

September 7 - 11, 2010

Rostov-on-Don, Taganrog, Russian Federation

Acceptance Rates

Overall Acceptance Rate 102 of 289 submissions, 35%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
264
Total Downloads

Downloads (Last 12 months)34
Downloads (Last 6 weeks)6

Reflects downloads up to 22 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

MacEachern LVazhbakht G(2020)Configurable FPGA-Based Outlier Detection for Time Series Data2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS48704.2020.9184548(142-145)Online publication date: Aug-2020
https://doi.org/10.1109/MWSCAS48704.2020.9184548
Viegas ESantin AFranca AJasinski RPedroni VOliveira L(2017)Towards an Energy-Efficient Anomaly-Based Intrusion Detection Engine for Embedded SystemsIEEE Transactions on Computers10.1109/TC.2016.256083966:1(163-177)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1109/TC.2016.2560839
Tuncer TTatar Y(2011)Detection DoS Attack on FPGA Using Fuzzy Association RulesProceedings of the 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications10.1109/TrustCom.2011.171(1271-1276)Online publication date: 16-Nov-2011
https://dl.acm.org/doi/10.1109/TrustCom.2011.171

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Multi-video processing applications on FPGA

FPGA-Based Intrusion Detection System for 10 Gigabit Ethernet

Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System