More Web Proxy on the site http://driver.im/

research-article

Versatile system-level memory-aware platform description approach for embedded MPSoCs

Authors:

Peter Marwedel,

Stylianos MamagkakisAuthors Info & Claims

LCTES '10: Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems

Pages 9 - 16

https://doi.org/10.1145/1755888.1755891

Published: 13 April 2010 Publication History

Abstract

In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations.

In contrast to previous system modeling approaches this approach tries to model the whole system and especially the memory hierarchy in a structural and semantically accessible way. Previous approaches primarily support generation of simulators or retargetable code selectors and thus concentrate on pure behavioral models or describe only the processor instruction set in a semantically accessible way, A simple, database-like, interface is offered to the optimization developer, which in conjunction with the MACCv2 framework enables rapid development of source-level architecture independent optimizations.

References

[1]

ICD-C Compiler framework. http://www.icd.de/es/icd-c/icd-c.html, 2008.

[2]

PDesigner: Simulator development framework. http://www.cin.ufpe.br/~pdesigner/, 2008.

[3]

R. Allen. A Formal Approach to Software Architecture. PhD thesis, Carnegie Mellon, School of Computer Science, January 1997. Issued as CMU Technical Report CMU-CS-97-144.

Digital Library

[4]

R. Azevedo, S. Rigo, M. Bartholomeu, G. Araujo, C. Araujo, and E. Barros. The ArchC Architecture Description Language and Tools. International Journal of Parallel Programming, 33(5):453--484, 2005.

Digital Library

[5]

C. G. Bell and A. C. Newell. Computer structures: Readings and examples (McGraw-Hill computer science series). McGraw-Hill Pub. Co., 1971. ISBN 0070043574.

Digital Library

[6]

A. Bona, M. Caldari, V. Zaccaria, and R. Zafalon. High-Level Power Characterization of the AMBA Bus Interconnect. In SNUG, 2004.

[7]

J. Ceng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyr, and G. Braun. C Compiler Retargeting Based on Instruction Semantics Models. In Proc. Design, Automation and Test in Europe, pages 1150--1155, 2005.

Digital Library

[8]

C. Erbas, A. D. Pimentel, M. Thompson, and S. Polstra. A framework for system-level modeling and simulation of embedded systems architectures. EURASIP J. Embedded Syst., 2007(1):2--2, 2007. ISSN 1687-3955.

Digital Library

[9]

A. Fauth, J. Van Praet, and M. Freericks. Describing instruction set processors using nML. In Proc. European Design and Test Conference ED&TC 1995, pages 503--507, 6-9 March 1995. 1995.470354.

Digital Library

[10]

G. Hadjiyiannis, S. Hanono, and S. Devadas. ISDL: An Instruction Set Description Language For Retargetability. In Proc. 34th Design Automation Conference, pages 299--302, June 9-13, 1997.

Digital Library

[11]

A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: a language for architecture exploration through compiler/simulator retargetability. In Proc. Design Automation and Test in Europe Conference and Exhibition 1999, pages 485--490, 9-12 March 1999.

Digital Library

[12]

A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr. A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(11):1338--1354, Nov. 2001.

Digital Library

[13]

D. Kastner. TDL: a hardware description language for retargetable postpass optimizations and analyses. In GPCE '03: Proceedings of the 2nd international conference on Generative programming and component engineering, pages 18--36, New York, NY, USA, 2003. Springer-Verlag New York, Inc. ISBN 3-540-20102-5.

Digital Library

[14]

S. Kwon, Y. Kim, W.-C. Jeun, S. Ha, and Y. Paek. A retargetable parallel-programming framework for MPSoC. ACM Trans. Des. Autom. Electron. Syst., 13(3):1--18, 2008. ISSN 1084-4309.

Digital Library

[15]

M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon. Analyzing on-chip communication in a MPSoC environment. In Proc. Design, Automation and Test in Europe Conference and Exhibition, volume 2, pages 752--757, 16-20 Feb. 2004.

Digital Library

[16]

J. Magee and J. Kramer. Dynamic structure in software architectures. SIGSOFT Softw. Eng. Notes, 21(6):3--14, 1996. ISSN 0163-5948.

Digital Library

[17]

P. Mishra and N. Dutt, editors. Processor description languages, chapter MIMOLA - A Fully Synthesizable Language, pages 35--63. Morgan Kaufmann, 2008.

Digital Library

[18]

S. Steinke, L. Wehmeyer, B.-S. Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Proc. Design, Automation and Test in Europe Conference and Exhibition, pages 409--415, 4-8 March 2002.

Digital Library

[19]

M. Verma and P. Marwedel. Advanced Memory Optimization Techniques for Low-Power Embedded Processors. Springer, 2007.

Digital Library

[20]

L. Wehmeyer and P. Marwedel. Fast, Efficient and Predictable Memory Accesses. Springer, 2006

Digital Library

Cited By

Cordes DEngel MNeugebauer OMarwedel PRabbah RRaghunathan A(2013)Automatic extraction of pipeline parallelism for embedded heterogeneous multi-core platformsProceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.5555/2555729.2555733(1-10)Online publication date: 29-Sep-2013
https://dl.acm.org/doi/10.5555/2555729.2555733
Cordes DEngel MNeugebauer OMarwedel P(2013)Automatic extraction of multi-objective aware parallelism for heterogeneous MPSoCs2013 IEEE 6th International Workshop on Multi-/Many-core Computing Systems (MuCoCoS)10.1109/MuCoCoS.2013.6633599(1-10)Online publication date: Sep-2013
https://doi.org/10.1109/MuCoCoS.2013.6633599
Cordes DNeugebauer OEngel MMarwedel P(2013)Automatic Extraction of Task-Level Parallelism for Heterogeneous MPSoCsProceedings of the 2013 42nd International Conference on Parallel Processing10.1109/ICPP.2013.113(950-959)Online publication date: 1-Oct-2013
https://dl.acm.org/doi/10.1109/ICPP.2013.113
Show More Cited By

Index Terms

Versatile system-level memory-aware platform description approach for embedded MPSoCs

Recommendations

Versatile system-level memory-aware platform description approach for embedded MPSoCs
LCTES '10

In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations.

In contrast to previous system modeling approaches this approach tries to model the whole ...
Memory-level parallelism aware fetch policies for simultaneous multithreading processors

A thread executing on a simultaneous multithreading (SMT) processor that experiences a long-latency load will eventually stall while holding execution resources. Existing long-latency load aware SMT fetch policies limit the amount of resources allocated ...
A Classification and Comparison Framework for Software Architecture Description Languages

Software architectures shift the focus of developers from lines-of-code to coarser-grained architectural elements and their overall interconnection structure. Architecture description languages (ADLs) have been proposed as modeling notations to support ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

LCTES '10: Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems

April 2010

184 pages

ISBN:9781605589534

DOI:10.1145/1755888

General Chair:
Jaejin Lee
Seoul National University, Korea
,
Program Chair:
Bruce B. Childers
University of Pittsburgh, USA

ACM SIGPLAN Notices Volume 45, Issue 4
LCTES '10
April 2010
170 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/1755951
Issue’s Table of Contents

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 April 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

LCTES '10

Sponsor:

LCTES '10: ACM SIGPLAN/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems

April 13 - 15, 2010

Stockholm, Sweden

Acceptance Rates

Overall Acceptance Rate 116 of 438 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
173
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Cordes DEngel MNeugebauer OMarwedel PRabbah RRaghunathan A(2013)Automatic extraction of pipeline parallelism for embedded heterogeneous multi-core platformsProceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.5555/2555729.2555733(1-10)Online publication date: 29-Sep-2013
https://dl.acm.org/doi/10.5555/2555729.2555733
Cordes DEngel MNeugebauer OMarwedel P(2013)Automatic extraction of multi-objective aware parallelism for heterogeneous MPSoCs2013 IEEE 6th International Workshop on Multi-/Many-core Computing Systems (MuCoCoS)10.1109/MuCoCoS.2013.6633599(1-10)Online publication date: Sep-2013
https://doi.org/10.1109/MuCoCoS.2013.6633599
Cordes DNeugebauer OEngel MMarwedel P(2013)Automatic Extraction of Task-Level Parallelism for Heterogeneous MPSoCsProceedings of the 2013 42nd International Conference on Parallel Processing10.1109/ICPP.2013.113(950-959)Online publication date: 1-Oct-2013
https://dl.acm.org/doi/10.1109/ICPP.2013.113
Cordes DEngel MNeugebauer OMarwedel P(2013)Automatic Extraction of pipeline parallelism for embedded heterogeneous multi-core platforms2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)10.1109/CASES.2013.6662508(1-10)Online publication date: Sep-2013
https://doi.org/10.1109/CASES.2013.6662508
Cordes DMarwedel PRosenstiel WMacii E(2012)Multi-objective aware extraction of task-level parallelism using genetic algorithmsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492808(394-399)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2492808
Jovanovic OKneuper NEngel MMarwedel P(2012)ILP-based Memory-Aware Mapping Optimization for MPSoCsProceedings of the 2012 IEEE 15th International Conference on Computational Science and Engineering10.1109/ICCSE.2012.64(413-420)Online publication date: 5-Dec-2012
https://dl.acm.org/doi/10.1109/ICCSE.2012.64
Jovanovic OMarwedel PBacivarov IThiele L(2012)MAMOTProceedings of the 2012 15th Euromicro Conference on Digital System Design10.1109/DSD.2012.83(743-750)Online publication date: 5-Sep-2012
https://dl.acm.org/doi/10.1109/DSD.2012.83
Cordes DMarwedel P(2012)Multi-objective aware extraction of task-level parallelism using genetic algorithms2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.1109/DATE.2012.6176503(394-399)Online publication date: Mar-2012
https://doi.org/10.1109/DATE.2012.6176503
Cordes DHeinig AMarwedel PMallik A(2011)Automatic Extraction of Pipeline Parallelism for Embedded Software Using Linear ProgrammingProceedings of the 2011 IEEE 17th International Conference on Parallel and Distributed Systems10.1109/ICPADS.2011.31(699-706)Online publication date: 7-Dec-2011
https://dl.acm.org/doi/10.1109/ICPADS.2011.31
Baloukas CPapadopoulos LSoudris DStuijk SJovanovic OSchmoll FMarwedel PCordes DPyka RMallik AMamagkakis SCapman FCollet SMitas NKritharidis D(2011)Mapping Embedded Applications on MPSoCs: The MNEMEE ApproachVLSI 2010 Annual Symposium10.1007/978-94-007-1488-5_10(165-179)Online publication date: 8-Sep-2011
https://doi.org/10.1007/978-94-007-1488-5_10
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents