Cited By
View all- Wang XShi FZhang H(2020)A Novel Speedup Evaluation for Multicore Architecture Based Topology of On-Chip MemoryParallel Architectures, Algorithms and Programming10.1007/978-981-15-2767-8_4(35-47)Online publication date: 26-Jan-2020
Massively parallel processing: it's déjà vu all over again
Pages 534 - 538
Abstract
In this paper we will identify those aspects of the concurrent computing landscape that have changed since the 1980's and how those changes might impact the efficacy of parallel computing as we move from single- to multi- to many- and to massive numbers of processing cores.
References
[1]
Amdahl, Gene, "Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities", AFIPS Conference Proceedings, (30), pp. 483--485, 1967.
[2]
Bailey, David H., "Misleading Performance Reporting in the Supercomputing Field," RNR Technical Report RNR-92-005, December 1, 1992. also in Scientific Programming, vol. 1., no. 2 (Winter 1992), pg. 141--151.
[3]
Benini, L. and De Micheli, G., "Networks on Chips: A New SoC Paradigm," IEEE Computer, Jan. 2002, pp. 70--78.
[4]
Chiarulli, D. M., Levitan, S. P., Melhem, R. G., Teza, J. P., Gravenstreter, G., "Partitioned Optical Passive Star (POPS) Multiprocessor Interconnection Networks with Distributed Control, IEEE Journal on Lightwave Technology, Vol. 14, No. 7, pp. 1601--1612, July 1996.
[5]
Cohen, D, "The VLSI approach to computational complexity," in CMU Conference on VLSI Systems and Computations, Kung, Sproul Steele ed. Computer Science Press, Rockville, MD., pp. 124--125 1981
[6]
Falman, S. E., "The hashnet interconnection scheme," Carnegie-Mellon University, Dept. of Computer Science (CMU-CS-80-125) 1980.
[7]
Feng, T. Y, "A Survey of Interconnection Networks," IEEE Computer, December, 1981, pp 12--27.
[8]
Gschwind, M., Hofstee, H. P., Flachs, B., Hopkins, M., Watanabe, Y., and Yamazaki, T. 2006, "Synergistic Processing in Cell's Multicore Architecture," IEEE Micro 26, 2 (Mar. 2006), 10--24.
[9]
Gustafson, John L., "Reevaluating Amdahl's Law," Communications of the ACM 31(5), 1988. pp. 532--533.
[10]
Kim, J., Balfour, J., and Dally, W., "Flattened butterfly topology for on-chip networks," IEEE Computer Architecture Letters, vol. 6, 2007.
[11]
Leighton, F. T., Introduction to Parallel Algorithms and Architectures: Arrays, Trees, and Hypercubes, Morgan Kaufman, San Mateo, CA, 1992.
[12]
Levitan, S. P., "Measuring Communication Structures in Parallel Architectures and Algorithms," (in) The Characteristics of Parallel Algorithms, L. Jamieson, D. Gannon, R. Douglass, Eds., Cambridge, MA, MIT Press, 1987, pp. 101--137.
[13]
Seiler, L., Carmean D., Sprangle, E., Forsyth, T., Abrash, M., Dubey, P., Junkins, S., Lake, A., Sugerman, J., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Hanrahan, P., "Larrabee: A Many-Core x86 Architecture for Visual Computing," ACM Transactions on Graphics, 27, 3, 2008.
[14]
Siegel, H. J. Interconnection Networks for Large-scale Parallel Processing: Theory and Case Studies, McGraw-Hill, 1990.
[15]
Snyder, Lawrence, "Type Architectures Shared Memory and the Corollary of Modest Potential," Ann. Rev. Comput. Sci. 1986. 1:289--317.
[16]
Stone, Harold, High-Performance Computer Architecture, Addison-Wesley, MA, 1987. (see chapters 1 and 6).
Index Terms
- Massively parallel processing: it's déjà vu all over again
Recommendations
Massively parallel computation of linear recurrence equations with graphics processing units
SAMOS '18: Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and SimulationGraphics processing units (GPUs) show very high performance when executing many parallel programs; however their use in solving linear recurrence equations is considered difficult because of the sequential nature of the problem. Previously developed ...
Massively LDPC Decoding on Multicore Architectures
Unlike usual VLSI approaches necessary for the computation of intensive Low-Density Parity-Check (LDPC) code decoders, this paper presents flexible software-based LDPC decoders. Algorithms and data structures suitable for parallel computing are proposed ...
Massively parallel processing project of the Japanese Ministry of Education
PAS '95: Proceedings of the First Aizu International Symposium on Parallel Algorithms/Architecture SynthesisThe Massively Parallel Processing Project started in 1992 as a priority area of research for the Ministry of Education in Japan. The objective of this research project is to establish the basic technology of massively parallel processing which is ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
July 2009
994 pages
ISBN:9781605584973
DOI:10.1145/1629911
Copyright © 2009 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 26 July 2009
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
Conference
DAC '09
Sponsor:
- EDAC
- SIGDA
- IEEE-CAS
DAC '09: The 46th Annual Design Automation Conference 2009
July 26 - 31, 2009
California, San Francisco
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 305Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 15 Jan 2025
Other Metrics
Citations
Cited By
View all- Wang XShi FZhang H(2020)A Novel Speedup Evaluation for Multicore Architecture Based Topology of On-Chip MemoryParallel Architectures, Algorithms and Programming10.1007/978-981-15-2767-8_4(35-47)Online publication date: 26-Jan-2020
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in