Cited By
View all- Brearley H(1965)ILLIAC II-A Short Description and Annotated BibliographyIEEE Transactions on Electronic Computers10.1109/PGEC.1965.264146EC-14:3(399-403)Online publication date: Jun-1965
Flow gating
Pages 138 - 141
Abstract
Synopsis: The standard arrangement used to transfer information from one flip-flop to another requires severing elements in the connection between them. The number of diodes and triodes in these "gates" is often comparable to that in the flip-flop. This paper describes a scheme in which the transfer is effected by a simple diode going from the sending to the receiving flip-flop and by changing the supply voltage of one of the two circuits. The method appears to be attractive for small memories composed of flip-flops. It is also shown that all inputs and outputs can be tied together and that information can then be exchanged between two partially selected units.
Recommendations
Regulator-gating: adaptive management of on-chip voltage regulators
GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSIDesign-for-power has become one of the primary objectives with the continuous demand to improve the battery life of mobile devices or minimize the cooling costs of servers. To save power and mitigate thermal emergencies, circuits typically enter reduced ...
Pulser gating: a clock gating of pulsed-latch circuits
ASPDAC '11: Proceedings of the 16th Asia and South Pacific Design Automation ConferenceA pulsed-latch is an ideal sequencing element for low-power ASIC designs due to its smaller capacitance and simple timing model. Clock gating of pulsed-latch circuits can be realized by gating a pulse generator (or pulser), which we call pulser gating. ...
The Implementation of Single-Phase Power-Gating Adiabatic Circuits Using Improved CAL Circuits
PACCS '09: Proceedings of the 2009 Pacific-Asia Conference on Circuits, Communications and SystemsThis paper focuses on the full-custom layout implementation of the single-phase power-gating adiabatic circuits. A transmission gate is used as the power-gating switch, and the power-gated adiabatic logic block uses the CAL (Clocked Adiabatic Logic) ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 1958 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- American Institute of Electrical Engineers
- The Institute of Radio Engineers
- ACM: Association for Computing Machinery
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 06 May 1958
Check for updates
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 96Total Downloads
- Downloads (Last 12 months)11
- Downloads (Last 6 weeks)2
Reflects downloads up to 21 Jan 2025
Other Metrics
Citations
Cited By
View all- Brearley H(1965)ILLIAC II-A Short Description and Annotated BibliographyIEEE Transactions on Electronic Computers10.1109/PGEC.1965.264146EC-14:3(399-403)Online publication date: Jun-1965
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in