More Web Proxy on the site http://driver.im/

research-article

Hierarchical memory system design for a heterogeneous multi-core processor

Authors:

Zhengyuan Pang,

Zhiying WangAuthors Info & Claims

SAC '08: Proceedings of the 2008 ACM symposium on Applied computing

Pages 1504 - 1508

https://doi.org/10.1145/1363686.1364039

Published: 16 March 2008 Publication History

Abstract

Multi-core architecture has become hot issue recently both for performance and power consideration. Memory system is the bottleneck under this circumstance. A multi-core architecture using simple cores based on transport triggered architecture is proposed. This architecture has a uniform programming view. The memory system design exploration and optimization is done and a hierarchical memory system is designed. A balanced memory bandwidth is provided to the multi-core architecture.

References

[1]

H. Peter Hofstee. Power Efficient Processor Architecture and The Cell Processor. Proc. of the 11th International Symposium on High-Performance Computer Architecture (HPCA05) pp. 258--262

Digital Library

[2]

Overview of UltraSPARC T1 processor. http://www.sun.com/processors/UltraSPARC-T1/

[3]

Hammond. L., Hubbert B., et al. The Stanford Hydra CMP. IEEE Micro, 2000, 20(2), p71--84.

Digital Library

[4]

Juan del Cuvillo Weirong Zhu Ziang Hu Guang R. Gao. TiNy Threads: a Thread Virtual Machine for the Cyclops64 Cellular Architecture. Proc. of the IPDPS 2005.

Digital Library

[5]

Henk Corporaal and Hans Mulder. MOVE: A framework for high-performance processor design. Proc. of Supercomputing91, Albuquerque, November 1991, p692--701.

Digital Library

[6]

Libo Huang, Li Shen, Kui Dai, Zhiying Wang. A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design. Proc. of the 18th IEEE Symposium on Computer Arithmetic (ARITH07), 2007. pp. v-viii.

Digital Library

[7]

Nuwan S. Jayasena. Memory hierarchy design for stream computing. Stanford University PhD Thesis, 2005.

Digital Library

[8]

Kenneth M. Wilson and Kunle Olukotun. Designing High Bandwidth On-Chip Caches. Proc. of the 24th ISCA, June 2--4, 1997, Denver, Colorado.

Digital Library

[9]

M. Horowitz, S. Przybylski, and M. D. Smith. Tutorial on Recent Trends in Processor Design: Reclimbing the Complexity Curve. Western Institute of Computer Science, Stanford University, 1992.

[10]

Ma Guoqiang, Xu Sushan, Xu Jianjian, Bi Houjie. Design and Optimization of Video Encoder Based on H.264. China Communications. August 2005, p60--66.

[11]

R. E. Matick and S. E Schuster. Logic-based eDRAM: Origins and rationale for use. IBM J. RES. & DEV. Vol. 49 No. 1 January 2005.

Digital Library

[12]

T. Juan, T. Lang, and J. J. Navarro. Reducing TLB power requirements. Proc. of the International Symposium on Low Power Electronics and Design, 1997.

Digital Library

[13]

S. Kim. Low power MMU design for embedded processors. http://supercom.yonsei.ac.kr/temp/sam.ppt

[14]

I. Kadayif, A. Sivasubramaniam, et al. Generating Physical Addresses Directly for Saving Instruction TLB Energy. Proc. of the 35th International Symposium on Microarchitecture. 2002. p185--196.

Digital Library

[15]

J. P. Grossman. A Systolic Array for Implementing LRU Replacement. Project Aries Technical Memo

[16]

Jianjun Guo, Kui Dai and Zhiying Wang. A Heterogeneous Multi-Core Processor Architecture for High Performance Computing. Proc. of the 11th Asia-Pacific Computer Systems Architecture Conference(ACSAC06), pp. 359--365, September 6--8th, 2006. Shanghai, China.

Digital Library

[17]

Chunho Lee, et al. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. Proc. of the 30th International Symposium on Microarchitecture (MICRO-30 1997). pp. 330--335.

Digital Library

[18]

Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. Proc. of the 36th International Symposium on Microarchitecture (MICRO-36 2003).

Digital Library

[19]

Rakesh Kumar, Dean M. Tullsen, et al. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. Proc. of the 31st Annual International Symposium on Computer Architecture (ISCA '04).

Digital Library

[20]

Michael Kanellos. Processor, memory may marry in future computers. http://news.zdnet.com/2100--9584_22--6120547.html.

[21]

Tom Krazit. More memory coming to future IBM chips. http://news.com.com/2100--1006_3--6159172.html.

[22]

Leon3 Processor Introduction. http://www.gaisler.com/cms4_5_3/index.php?option=com_ content&task=view&id=13&Itemid=53.

Cited By

Chang CChen JMunawar WKuo TFalk HJerraya ACarloni LMaraninchi FRegehr J(2012)Partitioned scheduling for real-time tasks on multiprocessor embedded systems with programmable shared sramsProceedings of the tenth ACM international conference on Embedded software10.1145/2380356.2380384(153-162)Online publication date: 7-Oct-2012
https://dl.acm.org/doi/10.1145/2380356.2380384

Index Terms

Hierarchical memory system design for a heterogeneous multi-core processor
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory

Recommendations

Asymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures
NPC 2013: Proceedings of the 10th IFIP International Conference on Network and Parallel Computing - Volume 8147

As threads of execution in a multi-programmed computing environment have different characteristics and hardware resource requirements, heterogeneous multi-core processors can achieve higher performance as well as power efficiency than homogeneous multi-...
The tradeoffs of fused memory hierarchies in heterogeneous computing architectures
CF '12: Proceedings of the 9th conference on Computing Frontiers

With the rise of general purpose computing on graphics processing units (GPGPU), the influence from consumer markets can now be seen across the spectrum of computer architectures. In fact, many of the high-ranking Top500 HPC systems now include these ...
Research on Full-Chip Programming for Sunway Heterogeneous Many-core Processor
WSSE '21: Proceedings of the 3rd World Symposium on Software Engineering

Programming on many-core processors is a challenging task. It's a difficult topic to program and compile on heterogeneous many-core architectures in high-performance computing area. The bottom-level programming support on Sunway many-core processors is ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

SAC '08: Proceedings of the 2008 ACM symposium on Applied computing

March 2008

2586 pages

ISBN:9781595937537

DOI:10.1145/1363686

Conference Chairs:
Roger L. Wainwright
University of Tulsa
,
Hisham M. Haddad
Kennesaw State University

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGAPP: ACM Special Interest Group on Applied Computing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 March 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SAC '08

Sponsor:

SIGAPP

SAC '08: The 2008 ACM Symposium on Applied Computing

March 16 - 20, 2008

Fortaleza, Ceara, Brazil

Acceptance Rates

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Upcoming Conference

SAC '25

Sponsor:
sigapp

The 40th ACM/SIGAPP Symposium on Applied Computing

March 31 - April 4, 2025

Catania , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
552
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 24 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Chang CChen JMunawar WKuo TFalk HJerraya ACarloni LMaraninchi FRegehr J(2012)Partitioned scheduling for real-time tasks on multiprocessor embedded systems with programmable shared sramsProceedings of the tenth ACM international conference on Embedded software10.1145/2380356.2380384(153-162)Online publication date: 7-Oct-2012
https://dl.acm.org/doi/10.1145/2380356.2380384

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents