More Web Proxy on the site http://driver.im/

Article

A statistical gate delay model for intra-chip and inter-chip variabilities

Authors:

Hidetoshi OnoderaAuthors Info & Claims

ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Pages 31 - 36

https://doi.org/10.1145/1119772.1119779

Published: 21 January 2003 Publication History

Abstract

This paper proposes a model to calculate statistical gate-delay variation caused by intra-chip and inter-chip variabilities. Our model consists of a statistical transistor model and a gate-delay model. We present a modeling and extracting method of transistor characteristics for the intra-chip variability and the inter-chip variability. In the modeling of the intra-chip variability, it is important to consider a gate-size dependence by which the amount of intra-chip variation is affected. This effect is not captured in a statistical delay analysis reported so far. Our gate-delay model characterizes a statistical gate delay variation using a response surface method (RSM) according to the intra-chip and inter-chip variability of each transistor in a gate. We evaluate the accuracy of our model, and we show some simulated results of a circuit delay variation characterized by the measured variances of transistor currents.

References

[1]

S. Nassif, "Within-chip variability analysis," Proc. IEDM, pp. 283--286, Dec. 1998.

[2]

S. Nassif, "Modeling and analysis of manufacturing variations," Proc. CICC, pp. 223--228, 2001.

[3]

K. A. Bowman and J. D. Meindl, "Impact of within-die parameter fluctuations on future maximum clock," Proc. CICC, pp. 229--232, 2001.

[4]

M. Orshansky, C. Spanos and C. Hu, "Circuit performance variability decomposition," Proc. IWSM, pp. 10--13, 1999.

[5]

M. Berkelaar, "Statistical delay calculation, a linear time method," Proc. TAU, pp. 15--24, 1997.

[6]

M. Hashimoto and H. Onodera, "A performance optimization method by gate sizing using statistical static timing analysis," Proc. ISPD, pp. 111--116, 2000.

Digital Library

[7]

S. Tsukiyama, M. Tanaka and M. Fukui, "A statistical static timing analysis considering correlations between delays," Proc. ASPDAC, pp. 353--358, 2001.

Digital Library

[8]

M. Pelgrom, A. Duinmaijer and A. Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid-State Circuits, pp. 1433--1439, Oct. 1989.

[9]

J. Bastos, M. Steyaert, R. Roovers, P. Kinget, W. Sansen, B. Graindourze, A. Pergoot and E. Janssens, "Mismatch characterization of small size MOS transistors," Proc. ICMTS, Vol. 8, pp. 271--276, 1995.

[10]

G. E. P. Box and N. R. Draper, "Empirical Model-Building and Response Surfaces," John Wiley & Sons, 1987.

Digital Library

[11]

H. Elzinga, "On the impact of spatial parametric variations on MOS transistor mismatch," Proc. ICMTS, Vol. 9, pp. 173--177, March 1996.

[12]

E. Felt, A. Narayan and A. S. Vincentelli, "Measurement and modeling of MOS transistor current mismatch in analog ic's," Proc. ICCAD, pp. 272--277, 1994.

Digital Library

[13]

J. K. Kibarian, "Using spatial information to analyze correlations between test structure data," IEEE Trans. on Semiconductor Manufacturing, Vol. 4, No. 3, pp. 219--225, Aug. 1991.

[14]

K. Okada and H. Onodera, "Statistical modeling of device characteristics with systematic variability," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E84-A, No. 2, pp. 529--536, Feb. 2001.

[15]

M. Turk and A. Pentland, "Eigenfaces for recognition," Journal of Cognitive Neuroscience, Vol. 3, No. 1, pp. 71--86, 1991.

Digital Library

Cited By

Liu TChen CMilor L(2015)Accurate standard cell characterization and statistical timing analysis using multivariate adaptive regression splinesSixteenth International Symposium on Quality Electronic Design10.1109/ISQED.2015.7085438(272-279)Online publication date: Mar-2015
https://doi.org/10.1109/ISQED.2015.7085438
Shinkai KHashimoto MOnoye T(2013)A gate-delay model focusing on current fluctuation over wide range of process-voltage-temperature variationsIntegration, the VLSI Journal10.1016/j.vlsi.2013.01.00346:4(345-358)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1016/j.vlsi.2013.01.003
Ni CAl Tarawneh ZRussell GBystrov A(2013)Modelling and Analysis of Manufacturing Variability Effects from Process to Architectural LevelIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-642-36157-9_2(11-20)Online publication date: 2013
https://doi.org/10.1007/978-3-642-36157-9_2
Show More Cited By

A statistical gate delay model for intra-chip and inter-chip variabilities
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis

Recommendations

A Statistical Gate-Delay Model Considering Intra-Gate Variability
ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

This paper proposes a model for calculating statistical gate-delayvariation caused by intra-chip and inter-chip variability. As thevariation of individual gate delays directly influences the circuit-delayvariation, it is important to characterize each ...
Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations
ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design

In this paper we propose an accurate estimation and modeling of total circuit leakage distribution, considering both inter- and intra-die variations (variation in L, T/sub ox/ and random dopant fluctuation). Since, the total leakage in a circuit depends ...
Gate oxide leakage and delay tradeoffs for dual-t_oxcircuits

Gate oxide tunneling current (I_gate) is comparable to subthreshold leakage current in CMOS circuits when the equivalent physical oxide thickness (T_ox) is below 15 Å. Increasing the value of T_ox reduces the leakage at the expense of increased delay, and ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference

January 2003

865 pages

ISBN:0780376609

DOI:10.1145/1119772

General Chair:
Hiroto Yasuura

Copyright © 2003 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IPSJ: Information Processing Society of Japan
IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE: Institute of Electronics, Information and Communication Engineers

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 January 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
258
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 21 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Liu TChen CMilor L(2015)Accurate standard cell characterization and statistical timing analysis using multivariate adaptive regression splinesSixteenth International Symposium on Quality Electronic Design10.1109/ISQED.2015.7085438(272-279)Online publication date: Mar-2015
https://doi.org/10.1109/ISQED.2015.7085438
Shinkai KHashimoto MOnoye T(2013)A gate-delay model focusing on current fluctuation over wide range of process-voltage-temperature variationsIntegration, the VLSI Journal10.1016/j.vlsi.2013.01.00346:4(345-358)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1016/j.vlsi.2013.01.003
Ni CAl Tarawneh ZRussell GBystrov A(2013)Modelling and Analysis of Manufacturing Variability Effects from Process to Architectural LevelIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-642-36157-9_2(11-20)Online publication date: 2013
https://doi.org/10.1007/978-3-642-36157-9_2
Aghababa HForouzandeh BAfzali-Kusha A(2012)High-performance low-leakage regions of nano-scaled CMOS digital gates under variations of threshold voltage and mobilityJournal of Zhejiang University SCIENCE C10.1631/jzus.C110027313:6(460-471)Online publication date: 2-Jun-2012
https://doi.org/10.1631/jzus.C1100273
Zhang WSinghee AXiong JHabitz PJoshi AVisweswariah CSundquist JHu A(2012)A dynamic method for efficient random mismatch characterization of standard cellsProceedings of the International Conference on Computer-Aided Design10.1145/2429384.2429419(180-186)Online publication date: 5-Nov-2012
https://dl.acm.org/doi/10.1145/2429384.2429419
Alioto MPalumbo GPennisi M(2010)Understanding the effect of process variations on the delay of static and domino logicIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.201545518:5(697-710)Online publication date: 1-May-2010
https://dl.acm.org/doi/10.1109/TVLSI.2009.2015455
TAKAHASHI STSUKIYAMA S(2009)A New Statistical Timing Analysis Using Gaussian Mixture Models for Delay and Slew Propagated TogetherIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E92.A.900E92-A:3(900-911)Online publication date: 2009
https://doi.org/10.1587/transfun.E92.A.900
Goel AVrudhula STaraporevala FGhanta P(2009)Statistical Timing Models for Large Macro Cells and IP Blocks Considering Process VariationsIEEE Transactions on Semiconductor Manufacturing10.1109/TSM.2008.201162922:1(3-11)Online publication date: Feb-2009
https://doi.org/10.1109/TSM.2008.2011629
da Silva DReis ARibas R(2009)CMOS logic gate performance variability related to transistor network arrangementsMicroelectronics Reliability10.1016/j.microrel.2009.07.02349:9-11(977-981)Online publication date: Sep-2009
https://doi.org/10.1016/j.microrel.2009.07.023
Goel ABhardwaj SGhanta PVrudhula S(2007)Computation of Joint Timing Yield of Sequential Networks Considering Process VariationsIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-540-74442-9_13(125-137)Online publication date: 2007
https://doi.org/10.1007/978-3-540-74442-9_13
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents