More Web Proxy on the site http://driver.im/

Article

ASIP approach for implementation of H.264/AVC

Authors:

Chung Jin Hyun,

Myung Hoon SunwooAuthors Info & Claims

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

Pages 758 - 764

https://doi.org/10.1145/1118299.1118474

Published: 24 January 2006 Publication History

Abstract

This paper presents an Application-Specific Instruction Set Processor (ASIP) approach for implementation of H.264/AVC. The proposed ASIP has special instructions for intra prediction, deblocking filter, integer transform, etc. In addition, the proposed ASIP has hardware accelerators for inter prediction and entropy coding. Performance comparisons show a significant improvement compared with existing DSPs. The proposed hardware accelerators have small size and can support real-time video processing. Moreover, the proposed ASIP can handle various multimedia standards. The results indicate that the ASIP approach is one of promising solutions for H.264/AVC.

References

[1]

Jae S. Lee, Young S. Jeon, and Myung H. Sunwoo, "Design of new DSP instructions and their hardware architecture for high-speed FFT," in Proc. IEEE Workshop on Signal Processing Syst., Sept. 2001, pp. 80--90,.

[2]

J. Glossner, J. Moreno, M. Moudgill, J. Derby, E. Hokenek, D. Meltzer, U. Shavadron, and M. Ware, "Trends in compilable DSP architecture," in Proc. IEEE Workshop on Signal Processing Syst., 2000, pp. 181--199.

[3]

Jeong H. Lee, Jong H. Moon, Kyung L. Heo, Myung H. Sunwoo, Sung K. Oh, and In H. Kim, "Implementation of Application Specific DSP for OFDM Systems," in Proc, IEEE IEEE Int. Symp. Circuit Syst., May 2004.

[4]

Suk Hyun Yoon, Jong Ha Moon, and Myung Hoon Sunwoo, "Efficient DSP Architecture for High-Quality Audio Algorithms," in Proc. IEEE Int. Symp. Circuits Syst., May 2005

[5]

Kim, S. D., Lee, J. H., Yang, J. M., Sunwoo, M. H., and Oh, S. K., "Novel Instructions and Their Hardware Architecture for Video Signal Processing," in Proc. IEEE Int. Symp. Circuits Syst., May 2005

[6]

Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264/ISO/IEC 14496-10 (E) AVC). July, 2004.

[7]

J. Ostermann, T. Wedi, et al., "Video coding with H.264/AVC: tools, performance, and complexity," IEEE Circuits and Systems Magazine, vol. 4, pp. 7--28, 2004.

[8]

Wu Di, Gao Wen, Hu Mingzeng and Ji Zhenzhou, "An Exp-Golomb encoder and decoder architecture for JVT/AVS," in Proc. 5th International Conference on ASIC, 21--24 Oct. 2003 vol. 2, pp. 910--913.

[9]

Gisle Bjontcgaard and Karl Lillcvold, "Context-adaptive VLC (CAVLC) coding of coefficients," Doc. JVT-028, JVT of ISO/IEC MPEG & ITU-T VCEG 3rd Meeting, Virginia, USA, May. 2002.

[10]

Hsiu-Cheng Chang, Chien-Chang Lin, and Jiun-In Guo, "A Novel Low-Cost High-Performance VLSI Architecture for MPEG-4 AVC/H.264 CAVLC Decoding," in Proc. IEEE Int. Symp. Circuits Syst., May 2005.

[11]

Yeong-Kang Lai, Chih-Chung Chou, and Yu-Chieh Chung, "A simple and cost effective video encoder with memory-reducing CAVLC," in Proc. IEEE Int. Symp. Circuits Syst., May 2005.

[12]

Woong IL Choi, Byeungwoo Jeon and Jechang Jeong, "Fast motion estimation with modified diamond search for variable motion block sizes," in Proc. International Conference on Image Processing, Sept. 2003, vol. 3, pp. 14--17.

[13]

TMS320C6000 CPU and Instruction Set Reference Guide, Texas Instruments Inc., Dallas, TX, 2000.

[14]

TMS320C64x Image/Video Processing Library, Texas Instruments Inc., Dallas, TX, 2003.

[15]

Blackfin TM DSP Instruction Set Reference, Analog Device Inc., Norwood, Mass. 2002.

[16]

Thomas Wiegand, Xiaozheng Zhang, and Bernd Girod, "Long-Term Memory Motion-Compensated Prediction," Trans. Circuit Syst. Video Technol., vol. 9, no. 1, pp. 70--84, Feb. 1999.

Digital Library

[17]

TMS320C55x Hardware Extensions for Image/Video Applications Programmer's Reference, Texas Instruments Inc., Dallas, TX, 2002

[18]

Jae H. Lee and Nam S. Lee, "Variable Block Size Motion Estimation Algorithm and Its Hardware Architecture for H.264/AVC," in Proc. IEEE Int. Symp. Circuits Syst., May 2004.

[19]

Swee Yeow Yap and john V. McCanny, "A VLSI Architecture for Variable Block Size Video Motion Estimation," Trans. Circuit Syst. Video Technol., vol. 51, no. 7, July 2004.

Cited By

Khan MShafique MHenkel JKhan MShafique MHenkel J(2017)Background and Related WorkEnergy Efficient Embedded Video Processing Systems10.1007/978-3-319-61455-7_2(25-65)Online publication date: 19-Sep-2017
https://doi.org/10.1007/978-3-319-61455-7_2
Bagherizadeh MGerami MEshghi M(2014)Design an ASIP for edit distance algorithm in pattern recognition2014 22nd Iranian Conference on Electrical Engineering (ICEE)10.1109/IranianCEE.2014.6999676(971-975)Online publication date: May-2014
https://doi.org/10.1109/IranianCEE.2014.6999676
Aubertin PLanglois JSavaria Y(2012)Real-time computation of local neighborhood functions in application-specific instruction-set processorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2011.217020420:11(2031-2043)Online publication date: 1-Nov-2012
https://dl.acm.org/doi/10.1109/TVLSI.2011.2170204
Show More Cited By

Index Terms

ASIP approach for implementation of H.264/AVC

Recommendations

ASIP Approach for Implementation of H.264/AVC

This paper presents an Application Specific Instruction Set Processor (ASIP) for implementation of H.264/AVC, called Video Specific Instruction-set Processor (VSIP). The proposed VSIP has novel instructions and optimized hardware architectures for ...
General Architecture for MPEG-2/H.263/H.264/AVC to H.264/AVC Intra Frame Transcoding

The latest international video-coding standard H.264/AVC significantly achieves better coding performance compared to prior video coding standards such as MPEG-2 and H.263, which have been widely used in today's digital video applications. To provide ...
Improved CAVLC for H.264/AVC Lossless Intra-Coding

Context-based adaptive variable length coding (CAVLC) for the H.264/advanced video coding (AVC) standard was originally designed for lossy video coding, and as such does not yield adequate performance for lossless video coding. In this paper, we propose ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

January 2006

998 pages

ISBN:0780394518

General Chair:
Fumiyasu Hirose
Cadence Design Systems, Japan

Sponsors

IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE ESS: Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
IPSJ SIG-SLDM: Information Processing Society of Japan, SIG System LSI Design Methodology

Publisher

IEEE Press

Publication History

Published: 24 January 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
604
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)1

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Khan MShafique MHenkel JKhan MShafique MHenkel J(2017)Background and Related WorkEnergy Efficient Embedded Video Processing Systems10.1007/978-3-319-61455-7_2(25-65)Online publication date: 19-Sep-2017
https://doi.org/10.1007/978-3-319-61455-7_2
Bagherizadeh MGerami MEshghi M(2014)Design an ASIP for edit distance algorithm in pattern recognition2014 22nd Iranian Conference on Electrical Engineering (ICEE)10.1109/IranianCEE.2014.6999676(971-975)Online publication date: May-2014
https://doi.org/10.1109/IranianCEE.2014.6999676
Aubertin PLanglois JSavaria Y(2012)Real-time computation of local neighborhood functions in application-specific instruction-set processorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2011.217020420:11(2031-2043)Online publication date: 1-Nov-2012
https://dl.acm.org/doi/10.1109/TVLSI.2011.2170204
Kyoungwon Kim Sanghyun Park Yunheung Paek (2009)Application-specific instruction set processor for H.264 on-chip encoder2009 International SoC Design Conference (ISOCC)10.1109/SOCDC.2009.5423839(373-376)Online publication date: Nov-2009
https://doi.org/10.1109/SOCDC.2009.5423839
Aubertin PMohammadi HSavaria YLanglois J(2009)High performance ASIP implementation of PBDI — A new intra-field deinterlacing method2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference10.1109/NEWCAS.2009.5290458(1-4)Online publication date: Jun-2009
https://doi.org/10.1109/NEWCAS.2009.5290458
Xiaojun Zhang Yinghong Tian Jianming Cui Yanni Xu Zongsheng Lai (2009)An ASIP encoder for Quasi-Cyclic LDPC codes2009 IEEE International Conference on Intelligent Computing and Intelligent Systems10.1109/ICICISYS.2009.5358107(585-588)Online publication date: Nov-2009
https://doi.org/10.1109/ICICISYS.2009.5358107
Xiaojun Zhang Yingho Jianming Cui Yuyin Xu Zongsheng Lai (2009)An multi-rate LDPC decoder based on ASIP for DMB-TH2009 IEEE 8th International Conference on ASIC10.1109/ASICON.2009.5351527(995-998)Online publication date: Oct-2009
https://doi.org/10.1109/ASICON.2009.5351527
Zhao KBian JDong SSong YGoto S(2008)Automated Specific Instruction Customization Methodology for Multimedia Processor Acceleration9th International Symposium on Quality Electronic Design (isqed 2008)10.1109/ISQED.2008.4479748(321-324)Online publication date: Mar-2008
https://doi.org/10.1109/ISQED.2008.4479748
Kim SSunwoo M(2008)ASIP Approach for Implementation of H.264/AVCJournal of Signal Processing Systems10.1007/s11265-007-0109-y50:1(53-67)Online publication date: 1-Jan-2008
https://dl.acm.org/doi/10.1007/s11265-007-0109-y
Tabari KBoukadoum MBensaoula AStarikov D(2007)Neural network processor for a FPGA-based multiband fluorometer deviceProceedings of the 2007 IEEE International Conference on Application-Specific Systems, Architectures and Processors10.1109/ASAP.2007.4429990(198-202)Online publication date: 9-Jul-2007
https://dl.acm.org/doi/10.1109/ASAP.2007.4429990

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents